mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_EFM32ZG_STK3200/core_cm0plus.h@110:165afa46840b, 2015-11-25 (annotated)

Committer:
Kojto
Date:
Wed Nov 25 13:21:40 2015 +0000
Revision:
110:165afa46840b
Parent:
98:8ab26030e058
Child:
128:9bcdf88f62b0
Release 110  of the mbed library



Changes:

- new platforms - STM32F410R, DISCO_F429ZI, DISCO_F469NI

- Nucleo L476 - gcc and uvision template

- k22,k64f targets - ADC channels A addition

- EFM32 - bugfixes in sleep, serial and spi

- Delta DFCM NNN40 - pinnames update

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 98:8ab26030e058 1 /**************************************************************************//**
Kojto 98:8ab26030e058 2 * @file core_cm0plus.h
Kojto 98:8ab26030e058 3 * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
Kojto 110:165afa46840b 4 * @version V4.10
Kojto 110:165afa46840b 5 * @date 18. March 2015
Kojto 98:8ab26030e058 6 *
Kojto 98:8ab26030e058 7 * @note
Kojto 98:8ab26030e058 8 *
Kojto 98:8ab26030e058 9 ******************************************************************************/
Kojto 110:165afa46840b 10 /* Copyright (c) 2009 - 2015 ARM LIMITED
Kojto 98:8ab26030e058 11
Kojto 98:8ab26030e058 12 All rights reserved.
Kojto 98:8ab26030e058 13 Redistribution and use in source and binary forms, with or without
Kojto 98:8ab26030e058 14 modification, are permitted provided that the following conditions are met:
Kojto 98:8ab26030e058 15 - Redistributions of source code must retain the above copyright
Kojto 98:8ab26030e058 16 notice, this list of conditions and the following disclaimer.
Kojto 98:8ab26030e058 17 - Redistributions in binary form must reproduce the above copyright
Kojto 98:8ab26030e058 18 notice, this list of conditions and the following disclaimer in the
Kojto 98:8ab26030e058 19 documentation and/or other materials provided with the distribution.
Kojto 98:8ab26030e058 20 - Neither the name of ARM nor the names of its contributors may be used
Kojto 98:8ab26030e058 21 to endorse or promote products derived from this software without
Kojto 98:8ab26030e058 22 specific prior written permission.
Kojto 98:8ab26030e058 23 *
Kojto 98:8ab26030e058 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto 98:8ab26030e058 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto 98:8ab26030e058 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
Kojto 98:8ab26030e058 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
Kojto 98:8ab26030e058 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
Kojto 98:8ab26030e058 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
Kojto 98:8ab26030e058 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
Kojto 98:8ab26030e058 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
Kojto 98:8ab26030e058 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
Kojto 98:8ab26030e058 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
Kojto 98:8ab26030e058 34 POSSIBILITY OF SUCH DAMAGE.
Kojto 98:8ab26030e058 35 ---------------------------------------------------------------------------*/
Kojto 98:8ab26030e058 36
Kojto 98:8ab26030e058 37
Kojto 98:8ab26030e058 38 #if defined ( __ICCARM__ )
Kojto 98:8ab26030e058 39 #pragma system_include /* treat file as system include file for MISRA check */
Kojto 98:8ab26030e058 40 #endif
Kojto 98:8ab26030e058 41
Kojto 110:165afa46840b 42 #ifndef __CORE_CM0PLUS_H_GENERIC
Kojto 110:165afa46840b 43 #define __CORE_CM0PLUS_H_GENERIC
Kojto 110:165afa46840b 44
Kojto 98:8ab26030e058 45 #ifdef __cplusplus
Kojto 98:8ab26030e058 46 extern "C" {
Kojto 98:8ab26030e058 47 #endif
Kojto 98:8ab26030e058 48
Kojto 98:8ab26030e058 49 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
Kojto 98:8ab26030e058 50 CMSIS violates the following MISRA-C:2004 rules:
Kojto 98:8ab26030e058 51
Kojto 98:8ab26030e058 52 \li Required Rule 8.5, object/function definition in header file.<br>
Kojto 98:8ab26030e058 53 Function definitions in header files are used to allow 'inlining'.
Kojto 98:8ab26030e058 54
Kojto 98:8ab26030e058 55 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Kojto 98:8ab26030e058 56 Unions are used for effective representation of core registers.
Kojto 98:8ab26030e058 57
Kojto 98:8ab26030e058 58 \li Advisory Rule 19.7, Function-like macro defined.<br>
Kojto 98:8ab26030e058 59 Function-like macros are used to allow more efficient code.
Kojto 98:8ab26030e058 60 */
Kojto 98:8ab26030e058 61
Kojto 98:8ab26030e058 62
Kojto 98:8ab26030e058 63 /*******************************************************************************
Kojto 98:8ab26030e058 64 * CMSIS definitions
Kojto 98:8ab26030e058 65 ******************************************************************************/
Kojto 98:8ab26030e058 66 /** \ingroup Cortex-M0+
Kojto 98:8ab26030e058 67 @{
Kojto 98:8ab26030e058 68 */
Kojto 98:8ab26030e058 69
Kojto 98:8ab26030e058 70 /* CMSIS CM0P definitions */
Kojto 110:165afa46840b 71 #define __CM0PLUS_CMSIS_VERSION_MAIN (0x04) /*!< [31:16] CMSIS HAL main version */
Kojto 110:165afa46840b 72 #define __CM0PLUS_CMSIS_VERSION_SUB (0x00) /*!< [15:0] CMSIS HAL sub version */
Kojto 98:8ab26030e058 73 #define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16) | \
Kojto 98:8ab26030e058 74 __CM0PLUS_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */
Kojto 98:8ab26030e058 75
Kojto 98:8ab26030e058 76 #define __CORTEX_M (0x00) /*!< Cortex-M Core */
Kojto 98:8ab26030e058 77
Kojto 98:8ab26030e058 78
Kojto 98:8ab26030e058 79 #if defined ( __CC_ARM )
Kojto 98:8ab26030e058 80 #define __ASM __asm /*!< asm keyword for ARM Compiler */
Kojto 98:8ab26030e058 81 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
Kojto 98:8ab26030e058 82 #define __STATIC_INLINE static __inline
Kojto 98:8ab26030e058 83
Kojto 110:165afa46840b 84 #elif defined ( __GNUC__ )
Kojto 110:165afa46840b 85 #define __ASM __asm /*!< asm keyword for GNU Compiler */
Kojto 110:165afa46840b 86 #define __INLINE inline /*!< inline keyword for GNU Compiler */
Kojto 110:165afa46840b 87 #define __STATIC_INLINE static inline
Kojto 110:165afa46840b 88
Kojto 98:8ab26030e058 89 #elif defined ( __ICCARM__ )
Kojto 98:8ab26030e058 90 #define __ASM __asm /*!< asm keyword for IAR Compiler */
Kojto 98:8ab26030e058 91 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
Kojto 98:8ab26030e058 92 #define __STATIC_INLINE static inline
Kojto 98:8ab26030e058 93
Kojto 110:165afa46840b 94 #elif defined ( __TMS470__ )
Kojto 110:165afa46840b 95 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
Kojto 98:8ab26030e058 96 #define __STATIC_INLINE static inline
Kojto 98:8ab26030e058 97
Kojto 98:8ab26030e058 98 #elif defined ( __TASKING__ )
Kojto 98:8ab26030e058 99 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
Kojto 98:8ab26030e058 100 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
Kojto 98:8ab26030e058 101 #define __STATIC_INLINE static inline
Kojto 98:8ab26030e058 102
Kojto 110:165afa46840b 103 #elif defined ( __CSMC__ )
Kojto 110:165afa46840b 104 #define __packed
Kojto 110:165afa46840b 105 #define __ASM _asm /*!< asm keyword for COSMIC Compiler */
Kojto 110:165afa46840b 106 #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
Kojto 110:165afa46840b 107 #define __STATIC_INLINE static inline
Kojto 110:165afa46840b 108
Kojto 98:8ab26030e058 109 #endif
Kojto 98:8ab26030e058 110
Kojto 110:165afa46840b 111 /** __FPU_USED indicates whether an FPU is used or not.
Kojto 110:165afa46840b 112 This core does not support an FPU at all
Kojto 98:8ab26030e058 113 */
Kojto 98:8ab26030e058 114 #define __FPU_USED 0
Kojto 98:8ab26030e058 115
Kojto 98:8ab26030e058 116 #if defined ( __CC_ARM )
Kojto 98:8ab26030e058 117 #if defined __TARGET_FPU_VFP
Kojto 98:8ab26030e058 118 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 98:8ab26030e058 119 #endif
Kojto 98:8ab26030e058 120
Kojto 110:165afa46840b 121 #elif defined ( __GNUC__ )
Kojto 110:165afa46840b 122 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
Kojto 110:165afa46840b 123 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 110:165afa46840b 124 #endif
Kojto 110:165afa46840b 125
Kojto 98:8ab26030e058 126 #elif defined ( __ICCARM__ )
Kojto 98:8ab26030e058 127 #if defined __ARMVFP__
Kojto 98:8ab26030e058 128 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 98:8ab26030e058 129 #endif
Kojto 98:8ab26030e058 130
Kojto 110:165afa46840b 131 #elif defined ( __TMS470__ )
Kojto 110:165afa46840b 132 #if defined __TI__VFP_SUPPORT____
Kojto 98:8ab26030e058 133 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 98:8ab26030e058 134 #endif
Kojto 98:8ab26030e058 135
Kojto 98:8ab26030e058 136 #elif defined ( __TASKING__ )
Kojto 98:8ab26030e058 137 #if defined __FPU_VFP__
Kojto 98:8ab26030e058 138 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 98:8ab26030e058 139 #endif
Kojto 110:165afa46840b 140
Kojto 110:165afa46840b 141 #elif defined ( __CSMC__ ) /* Cosmic */
Kojto 110:165afa46840b 142 #if ( __CSMC__ & 0x400) // FPU present for parser
Kojto 110:165afa46840b 143 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 110:165afa46840b 144 #endif
Kojto 98:8ab26030e058 145 #endif
Kojto 98:8ab26030e058 146
Kojto 98:8ab26030e058 147 #include <stdint.h> /* standard types definitions */
Kojto 98:8ab26030e058 148 #include <core_cmInstr.h> /* Core Instruction Access */
Kojto 98:8ab26030e058 149 #include <core_cmFunc.h> /* Core Function Access */
Kojto 98:8ab26030e058 150
Kojto 110:165afa46840b 151 #ifdef __cplusplus
Kojto 110:165afa46840b 152 }
Kojto 110:165afa46840b 153 #endif
Kojto 110:165afa46840b 154
Kojto 98:8ab26030e058 155 #endif /* __CORE_CM0PLUS_H_GENERIC */
Kojto 98:8ab26030e058 156
Kojto 98:8ab26030e058 157 #ifndef __CMSIS_GENERIC
Kojto 98:8ab26030e058 158
Kojto 98:8ab26030e058 159 #ifndef __CORE_CM0PLUS_H_DEPENDANT
Kojto 98:8ab26030e058 160 #define __CORE_CM0PLUS_H_DEPENDANT
Kojto 98:8ab26030e058 161
Kojto 110:165afa46840b 162 #ifdef __cplusplus
Kojto 110:165afa46840b 163 extern "C" {
Kojto 110:165afa46840b 164 #endif
Kojto 110:165afa46840b 165
Kojto 98:8ab26030e058 166 /* check device defines and use defaults */
Kojto 98:8ab26030e058 167 #if defined __CHECK_DEVICE_DEFINES
Kojto 98:8ab26030e058 168 #ifndef __CM0PLUS_REV
Kojto 98:8ab26030e058 169 #define __CM0PLUS_REV 0x0000
Kojto 98:8ab26030e058 170 #warning "__CM0PLUS_REV not defined in device header file; using default!"
Kojto 98:8ab26030e058 171 #endif
Kojto 98:8ab26030e058 172
Kojto 98:8ab26030e058 173 #ifndef __MPU_PRESENT
Kojto 98:8ab26030e058 174 #define __MPU_PRESENT 0
Kojto 98:8ab26030e058 175 #warning "__MPU_PRESENT not defined in device header file; using default!"
Kojto 98:8ab26030e058 176 #endif
Kojto 98:8ab26030e058 177
Kojto 98:8ab26030e058 178 #ifndef __VTOR_PRESENT
Kojto 98:8ab26030e058 179 #define __VTOR_PRESENT 0
Kojto 98:8ab26030e058 180 #warning "__VTOR_PRESENT not defined in device header file; using default!"
Kojto 98:8ab26030e058 181 #endif
Kojto 98:8ab26030e058 182
Kojto 98:8ab26030e058 183 #ifndef __NVIC_PRIO_BITS
Kojto 98:8ab26030e058 184 #define __NVIC_PRIO_BITS 2
Kojto 98:8ab26030e058 185 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
Kojto 98:8ab26030e058 186 #endif
Kojto 98:8ab26030e058 187
Kojto 98:8ab26030e058 188 #ifndef __Vendor_SysTickConfig
Kojto 98:8ab26030e058 189 #define __Vendor_SysTickConfig 0
Kojto 98:8ab26030e058 190 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
Kojto 98:8ab26030e058 191 #endif
Kojto 98:8ab26030e058 192 #endif
Kojto 98:8ab26030e058 193
Kojto 98:8ab26030e058 194 /* IO definitions (access restrictions to peripheral registers) */
Kojto 98:8ab26030e058 195 /**
Kojto 98:8ab26030e058 196 \defgroup CMSIS_glob_defs CMSIS Global Defines
Kojto 98:8ab26030e058 197
Kojto 98:8ab26030e058 198 <strong>IO Type Qualifiers</strong> are used
Kojto 98:8ab26030e058 199 \li to specify the access to peripheral variables.
Kojto 98:8ab26030e058 200 \li for automatic generation of peripheral register debug information.
Kojto 98:8ab26030e058 201 */
Kojto 98:8ab26030e058 202 #ifdef __cplusplus
Kojto 98:8ab26030e058 203 #define __I volatile /*!< Defines 'read only' permissions */
Kojto 98:8ab26030e058 204 #else
Kojto 98:8ab26030e058 205 #define __I volatile const /*!< Defines 'read only' permissions */
Kojto 98:8ab26030e058 206 #endif
Kojto 98:8ab26030e058 207 #define __O volatile /*!< Defines 'write only' permissions */
Kojto 98:8ab26030e058 208 #define __IO volatile /*!< Defines 'read / write' permissions */
Kojto 98:8ab26030e058 209
Kojto 98:8ab26030e058 210 /*@} end of group Cortex-M0+ */
Kojto 98:8ab26030e058 211
Kojto 98:8ab26030e058 212
Kojto 98:8ab26030e058 213
Kojto 98:8ab26030e058 214 /*******************************************************************************
Kojto 98:8ab26030e058 215 * Register Abstraction
Kojto 98:8ab26030e058 216 Core Register contain:
Kojto 98:8ab26030e058 217 - Core Register
Kojto 98:8ab26030e058 218 - Core NVIC Register
Kojto 98:8ab26030e058 219 - Core SCB Register
Kojto 98:8ab26030e058 220 - Core SysTick Register
Kojto 98:8ab26030e058 221 - Core MPU Register
Kojto 98:8ab26030e058 222 ******************************************************************************/
Kojto 98:8ab26030e058 223 /** \defgroup CMSIS_core_register Defines and Type Definitions
Kojto 98:8ab26030e058 224 \brief Type definitions and defines for Cortex-M processor based devices.
Kojto 98:8ab26030e058 225 */
Kojto 98:8ab26030e058 226
Kojto 98:8ab26030e058 227 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 228 \defgroup CMSIS_CORE Status and Control Registers
Kojto 98:8ab26030e058 229 \brief Core Register type definitions.
Kojto 98:8ab26030e058 230 @{
Kojto 98:8ab26030e058 231 */
Kojto 98:8ab26030e058 232
Kojto 98:8ab26030e058 233 /** \brief Union type to access the Application Program Status Register (APSR).
Kojto 98:8ab26030e058 234 */
Kojto 98:8ab26030e058 235 typedef union
Kojto 98:8ab26030e058 236 {
Kojto 98:8ab26030e058 237 struct
Kojto 98:8ab26030e058 238 {
Kojto 110:165afa46840b 239 uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
Kojto 98:8ab26030e058 240 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
Kojto 98:8ab26030e058 241 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
Kojto 98:8ab26030e058 242 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
Kojto 98:8ab26030e058 243 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
Kojto 98:8ab26030e058 244 } b; /*!< Structure used for bit access */
Kojto 98:8ab26030e058 245 uint32_t w; /*!< Type used for word access */
Kojto 98:8ab26030e058 246 } APSR_Type;
Kojto 98:8ab26030e058 247
Kojto 110:165afa46840b 248 /* APSR Register Definitions */
Kojto 110:165afa46840b 249 #define APSR_N_Pos 31 /*!< APSR: N Position */
Kojto 110:165afa46840b 250 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
Kojto 110:165afa46840b 251
Kojto 110:165afa46840b 252 #define APSR_Z_Pos 30 /*!< APSR: Z Position */
Kojto 110:165afa46840b 253 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
Kojto 110:165afa46840b 254
Kojto 110:165afa46840b 255 #define APSR_C_Pos 29 /*!< APSR: C Position */
Kojto 110:165afa46840b 256 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
Kojto 110:165afa46840b 257
Kojto 110:165afa46840b 258 #define APSR_V_Pos 28 /*!< APSR: V Position */
Kojto 110:165afa46840b 259 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
Kojto 110:165afa46840b 260
Kojto 98:8ab26030e058 261
Kojto 98:8ab26030e058 262 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
Kojto 98:8ab26030e058 263 */
Kojto 98:8ab26030e058 264 typedef union
Kojto 98:8ab26030e058 265 {
Kojto 98:8ab26030e058 266 struct
Kojto 98:8ab26030e058 267 {
Kojto 98:8ab26030e058 268 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
Kojto 98:8ab26030e058 269 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
Kojto 98:8ab26030e058 270 } b; /*!< Structure used for bit access */
Kojto 98:8ab26030e058 271 uint32_t w; /*!< Type used for word access */
Kojto 98:8ab26030e058 272 } IPSR_Type;
Kojto 98:8ab26030e058 273
Kojto 110:165afa46840b 274 /* IPSR Register Definitions */
Kojto 110:165afa46840b 275 #define IPSR_ISR_Pos 0 /*!< IPSR: ISR Position */
Kojto 110:165afa46840b 276 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
Kojto 110:165afa46840b 277
Kojto 98:8ab26030e058 278
Kojto 98:8ab26030e058 279 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
Kojto 98:8ab26030e058 280 */
Kojto 98:8ab26030e058 281 typedef union
Kojto 98:8ab26030e058 282 {
Kojto 98:8ab26030e058 283 struct
Kojto 98:8ab26030e058 284 {
Kojto 98:8ab26030e058 285 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
Kojto 98:8ab26030e058 286 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
Kojto 98:8ab26030e058 287 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
Kojto 110:165afa46840b 288 uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
Kojto 98:8ab26030e058 289 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
Kojto 98:8ab26030e058 290 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
Kojto 98:8ab26030e058 291 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
Kojto 98:8ab26030e058 292 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
Kojto 98:8ab26030e058 293 } b; /*!< Structure used for bit access */
Kojto 98:8ab26030e058 294 uint32_t w; /*!< Type used for word access */
Kojto 98:8ab26030e058 295 } xPSR_Type;
Kojto 98:8ab26030e058 296
Kojto 110:165afa46840b 297 /* xPSR Register Definitions */
Kojto 110:165afa46840b 298 #define xPSR_N_Pos 31 /*!< xPSR: N Position */
Kojto 110:165afa46840b 299 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
Kojto 110:165afa46840b 300
Kojto 110:165afa46840b 301 #define xPSR_Z_Pos 30 /*!< xPSR: Z Position */
Kojto 110:165afa46840b 302 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
Kojto 110:165afa46840b 303
Kojto 110:165afa46840b 304 #define xPSR_C_Pos 29 /*!< xPSR: C Position */
Kojto 110:165afa46840b 305 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
Kojto 110:165afa46840b 306
Kojto 110:165afa46840b 307 #define xPSR_V_Pos 28 /*!< xPSR: V Position */
Kojto 110:165afa46840b 308 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
Kojto 110:165afa46840b 309
Kojto 110:165afa46840b 310 #define xPSR_T_Pos 24 /*!< xPSR: T Position */
Kojto 110:165afa46840b 311 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
Kojto 110:165afa46840b 312
Kojto 110:165afa46840b 313 #define xPSR_ISR_Pos 0 /*!< xPSR: ISR Position */
Kojto 110:165afa46840b 314 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
Kojto 110:165afa46840b 315
Kojto 98:8ab26030e058 316
Kojto 98:8ab26030e058 317 /** \brief Union type to access the Control Registers (CONTROL).
Kojto 98:8ab26030e058 318 */
Kojto 98:8ab26030e058 319 typedef union
Kojto 98:8ab26030e058 320 {
Kojto 98:8ab26030e058 321 struct
Kojto 98:8ab26030e058 322 {
Kojto 98:8ab26030e058 323 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
Kojto 98:8ab26030e058 324 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
Kojto 110:165afa46840b 325 uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
Kojto 98:8ab26030e058 326 } b; /*!< Structure used for bit access */
Kojto 98:8ab26030e058 327 uint32_t w; /*!< Type used for word access */
Kojto 98:8ab26030e058 328 } CONTROL_Type;
Kojto 98:8ab26030e058 329
Kojto 110:165afa46840b 330 /* CONTROL Register Definitions */
Kojto 110:165afa46840b 331 #define CONTROL_SPSEL_Pos 1 /*!< CONTROL: SPSEL Position */
Kojto 110:165afa46840b 332 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
Kojto 110:165afa46840b 333
Kojto 110:165afa46840b 334 #define CONTROL_nPRIV_Pos 0 /*!< CONTROL: nPRIV Position */
Kojto 110:165afa46840b 335 #define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */
Kojto 110:165afa46840b 336
Kojto 98:8ab26030e058 337 /*@} end of group CMSIS_CORE */
Kojto 98:8ab26030e058 338
Kojto 98:8ab26030e058 339
Kojto 98:8ab26030e058 340 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 341 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
Kojto 98:8ab26030e058 342 \brief Type definitions for the NVIC Registers
Kojto 98:8ab26030e058 343 @{
Kojto 98:8ab26030e058 344 */
Kojto 98:8ab26030e058 345
Kojto 98:8ab26030e058 346 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
Kojto 98:8ab26030e058 347 */
Kojto 98:8ab26030e058 348 typedef struct
Kojto 98:8ab26030e058 349 {
Kojto 98:8ab26030e058 350 __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
Kojto 98:8ab26030e058 351 uint32_t RESERVED0[31];
Kojto 98:8ab26030e058 352 __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
Kojto 98:8ab26030e058 353 uint32_t RSERVED1[31];
Kojto 98:8ab26030e058 354 __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
Kojto 98:8ab26030e058 355 uint32_t RESERVED2[31];
Kojto 98:8ab26030e058 356 __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
Kojto 98:8ab26030e058 357 uint32_t RESERVED3[31];
Kojto 98:8ab26030e058 358 uint32_t RESERVED4[64];
Kojto 98:8ab26030e058 359 __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
Kojto 98:8ab26030e058 360 } NVIC_Type;
Kojto 98:8ab26030e058 361
Kojto 98:8ab26030e058 362 /*@} end of group CMSIS_NVIC */
Kojto 98:8ab26030e058 363
Kojto 98:8ab26030e058 364
Kojto 98:8ab26030e058 365 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 366 \defgroup CMSIS_SCB System Control Block (SCB)
Kojto 98:8ab26030e058 367 \brief Type definitions for the System Control Block Registers
Kojto 98:8ab26030e058 368 @{
Kojto 98:8ab26030e058 369 */
Kojto 98:8ab26030e058 370
Kojto 98:8ab26030e058 371 /** \brief Structure type to access the System Control Block (SCB).
Kojto 98:8ab26030e058 372 */
Kojto 98:8ab26030e058 373 typedef struct
Kojto 98:8ab26030e058 374 {
Kojto 98:8ab26030e058 375 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
Kojto 98:8ab26030e058 376 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
Kojto 98:8ab26030e058 377 #if (__VTOR_PRESENT == 1)
Kojto 98:8ab26030e058 378 __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
Kojto 98:8ab26030e058 379 #else
Kojto 98:8ab26030e058 380 uint32_t RESERVED0;
Kojto 98:8ab26030e058 381 #endif
Kojto 98:8ab26030e058 382 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
Kojto 98:8ab26030e058 383 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
Kojto 98:8ab26030e058 384 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
Kojto 98:8ab26030e058 385 uint32_t RESERVED1;
Kojto 98:8ab26030e058 386 __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
Kojto 98:8ab26030e058 387 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
Kojto 98:8ab26030e058 388 } SCB_Type;
Kojto 98:8ab26030e058 389
Kojto 98:8ab26030e058 390 /* SCB CPUID Register Definitions */
Kojto 98:8ab26030e058 391 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
Kojto 98:8ab26030e058 392 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
Kojto 98:8ab26030e058 393
Kojto 98:8ab26030e058 394 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
Kojto 98:8ab26030e058 395 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
Kojto 98:8ab26030e058 396
Kojto 98:8ab26030e058 397 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
Kojto 98:8ab26030e058 398 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
Kojto 98:8ab26030e058 399
Kojto 98:8ab26030e058 400 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
Kojto 98:8ab26030e058 401 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
Kojto 98:8ab26030e058 402
Kojto 98:8ab26030e058 403 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
Kojto 110:165afa46840b 404 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
Kojto 98:8ab26030e058 405
Kojto 98:8ab26030e058 406 /* SCB Interrupt Control State Register Definitions */
Kojto 98:8ab26030e058 407 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
Kojto 98:8ab26030e058 408 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
Kojto 98:8ab26030e058 409
Kojto 98:8ab26030e058 410 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
Kojto 98:8ab26030e058 411 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
Kojto 98:8ab26030e058 412
Kojto 98:8ab26030e058 413 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
Kojto 98:8ab26030e058 414 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
Kojto 98:8ab26030e058 415
Kojto 98:8ab26030e058 416 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
Kojto 98:8ab26030e058 417 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
Kojto 98:8ab26030e058 418
Kojto 98:8ab26030e058 419 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
Kojto 98:8ab26030e058 420 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
Kojto 98:8ab26030e058 421
Kojto 98:8ab26030e058 422 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
Kojto 98:8ab26030e058 423 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
Kojto 98:8ab26030e058 424
Kojto 98:8ab26030e058 425 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
Kojto 98:8ab26030e058 426 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
Kojto 98:8ab26030e058 427
Kojto 98:8ab26030e058 428 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
Kojto 98:8ab26030e058 429 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
Kojto 98:8ab26030e058 430
Kojto 98:8ab26030e058 431 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
Kojto 110:165afa46840b 432 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
Kojto 98:8ab26030e058 433
Kojto 98:8ab26030e058 434 #if (__VTOR_PRESENT == 1)
Kojto 98:8ab26030e058 435 /* SCB Interrupt Control State Register Definitions */
Kojto 98:8ab26030e058 436 #define SCB_VTOR_TBLOFF_Pos 8 /*!< SCB VTOR: TBLOFF Position */
Kojto 98:8ab26030e058 437 #define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
Kojto 98:8ab26030e058 438 #endif
Kojto 98:8ab26030e058 439
Kojto 98:8ab26030e058 440 /* SCB Application Interrupt and Reset Control Register Definitions */
Kojto 98:8ab26030e058 441 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
Kojto 98:8ab26030e058 442 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
Kojto 98:8ab26030e058 443
Kojto 98:8ab26030e058 444 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
Kojto 98:8ab26030e058 445 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
Kojto 98:8ab26030e058 446
Kojto 98:8ab26030e058 447 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
Kojto 98:8ab26030e058 448 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
Kojto 98:8ab26030e058 449
Kojto 98:8ab26030e058 450 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
Kojto 98:8ab26030e058 451 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
Kojto 98:8ab26030e058 452
Kojto 98:8ab26030e058 453 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
Kojto 98:8ab26030e058 454 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
Kojto 98:8ab26030e058 455
Kojto 98:8ab26030e058 456 /* SCB System Control Register Definitions */
Kojto 98:8ab26030e058 457 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
Kojto 98:8ab26030e058 458 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
Kojto 98:8ab26030e058 459
Kojto 98:8ab26030e058 460 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
Kojto 98:8ab26030e058 461 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
Kojto 98:8ab26030e058 462
Kojto 98:8ab26030e058 463 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
Kojto 98:8ab26030e058 464 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
Kojto 98:8ab26030e058 465
Kojto 98:8ab26030e058 466 /* SCB Configuration Control Register Definitions */
Kojto 98:8ab26030e058 467 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
Kojto 98:8ab26030e058 468 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
Kojto 98:8ab26030e058 469
Kojto 98:8ab26030e058 470 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
Kojto 98:8ab26030e058 471 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
Kojto 98:8ab26030e058 472
Kojto 98:8ab26030e058 473 /* SCB System Handler Control and State Register Definitions */
Kojto 98:8ab26030e058 474 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
Kojto 98:8ab26030e058 475 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
Kojto 98:8ab26030e058 476
Kojto 98:8ab26030e058 477 /*@} end of group CMSIS_SCB */
Kojto 98:8ab26030e058 478
Kojto 98:8ab26030e058 479
Kojto 98:8ab26030e058 480 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 481 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
Kojto 98:8ab26030e058 482 \brief Type definitions for the System Timer Registers.
Kojto 98:8ab26030e058 483 @{
Kojto 98:8ab26030e058 484 */
Kojto 98:8ab26030e058 485
Kojto 98:8ab26030e058 486 /** \brief Structure type to access the System Timer (SysTick).
Kojto 98:8ab26030e058 487 */
Kojto 98:8ab26030e058 488 typedef struct
Kojto 98:8ab26030e058 489 {
Kojto 98:8ab26030e058 490 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
Kojto 98:8ab26030e058 491 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
Kojto 98:8ab26030e058 492 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
Kojto 98:8ab26030e058 493 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
Kojto 98:8ab26030e058 494 } SysTick_Type;
Kojto 98:8ab26030e058 495
Kojto 98:8ab26030e058 496 /* SysTick Control / Status Register Definitions */
Kojto 98:8ab26030e058 497 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
Kojto 98:8ab26030e058 498 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
Kojto 98:8ab26030e058 499
Kojto 98:8ab26030e058 500 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
Kojto 98:8ab26030e058 501 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
Kojto 98:8ab26030e058 502
Kojto 98:8ab26030e058 503 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
Kojto 98:8ab26030e058 504 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
Kojto 98:8ab26030e058 505
Kojto 98:8ab26030e058 506 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
Kojto 110:165afa46840b 507 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
Kojto 98:8ab26030e058 508
Kojto 98:8ab26030e058 509 /* SysTick Reload Register Definitions */
Kojto 98:8ab26030e058 510 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
Kojto 110:165afa46840b 511 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
Kojto 98:8ab26030e058 512
Kojto 98:8ab26030e058 513 /* SysTick Current Register Definitions */
Kojto 98:8ab26030e058 514 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
Kojto 110:165afa46840b 515 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
Kojto 98:8ab26030e058 516
Kojto 98:8ab26030e058 517 /* SysTick Calibration Register Definitions */
Kojto 98:8ab26030e058 518 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
Kojto 98:8ab26030e058 519 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
Kojto 98:8ab26030e058 520
Kojto 98:8ab26030e058 521 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
Kojto 98:8ab26030e058 522 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
Kojto 98:8ab26030e058 523
Kojto 98:8ab26030e058 524 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
Kojto 110:165afa46840b 525 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
Kojto 98:8ab26030e058 526
Kojto 98:8ab26030e058 527 /*@} end of group CMSIS_SysTick */
Kojto 98:8ab26030e058 528
Kojto 98:8ab26030e058 529 #if (__MPU_PRESENT == 1)
Kojto 98:8ab26030e058 530 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 531 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
Kojto 98:8ab26030e058 532 \brief Type definitions for the Memory Protection Unit (MPU)
Kojto 98:8ab26030e058 533 @{
Kojto 98:8ab26030e058 534 */
Kojto 98:8ab26030e058 535
Kojto 98:8ab26030e058 536 /** \brief Structure type to access the Memory Protection Unit (MPU).
Kojto 98:8ab26030e058 537 */
Kojto 98:8ab26030e058 538 typedef struct
Kojto 98:8ab26030e058 539 {
Kojto 98:8ab26030e058 540 __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
Kojto 98:8ab26030e058 541 __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
Kojto 98:8ab26030e058 542 __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
Kojto 98:8ab26030e058 543 __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
Kojto 98:8ab26030e058 544 __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
Kojto 98:8ab26030e058 545 } MPU_Type;
Kojto 98:8ab26030e058 546
Kojto 98:8ab26030e058 547 /* MPU Type Register */
Kojto 98:8ab26030e058 548 #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */
Kojto 98:8ab26030e058 549 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
Kojto 98:8ab26030e058 550
Kojto 98:8ab26030e058 551 #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */
Kojto 98:8ab26030e058 552 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
Kojto 98:8ab26030e058 553
Kojto 98:8ab26030e058 554 #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */
Kojto 110:165afa46840b 555 #define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
Kojto 98:8ab26030e058 556
Kojto 98:8ab26030e058 557 /* MPU Control Register */
Kojto 98:8ab26030e058 558 #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */
Kojto 98:8ab26030e058 559 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
Kojto 98:8ab26030e058 560
Kojto 98:8ab26030e058 561 #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */
Kojto 98:8ab26030e058 562 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
Kojto 98:8ab26030e058 563
Kojto 98:8ab26030e058 564 #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */
Kojto 110:165afa46840b 565 #define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */
Kojto 98:8ab26030e058 566
Kojto 98:8ab26030e058 567 /* MPU Region Number Register */
Kojto 98:8ab26030e058 568 #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */
Kojto 110:165afa46840b 569 #define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */
Kojto 98:8ab26030e058 570
Kojto 98:8ab26030e058 571 /* MPU Region Base Address Register */
Kojto 98:8ab26030e058 572 #define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */
Kojto 98:8ab26030e058 573 #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
Kojto 98:8ab26030e058 574
Kojto 98:8ab26030e058 575 #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */
Kojto 98:8ab26030e058 576 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
Kojto 98:8ab26030e058 577
Kojto 98:8ab26030e058 578 #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */
Kojto 110:165afa46840b 579 #define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */
Kojto 98:8ab26030e058 580
Kojto 98:8ab26030e058 581 /* MPU Region Attribute and Size Register */
Kojto 98:8ab26030e058 582 #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */
Kojto 98:8ab26030e058 583 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
Kojto 98:8ab26030e058 584
Kojto 98:8ab26030e058 585 #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */
Kojto 98:8ab26030e058 586 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
Kojto 98:8ab26030e058 587
Kojto 98:8ab26030e058 588 #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */
Kojto 98:8ab26030e058 589 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
Kojto 98:8ab26030e058 590
Kojto 98:8ab26030e058 591 #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */
Kojto 98:8ab26030e058 592 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
Kojto 98:8ab26030e058 593
Kojto 98:8ab26030e058 594 #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */
Kojto 98:8ab26030e058 595 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
Kojto 98:8ab26030e058 596
Kojto 98:8ab26030e058 597 #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */
Kojto 98:8ab26030e058 598 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
Kojto 98:8ab26030e058 599
Kojto 98:8ab26030e058 600 #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */
Kojto 98:8ab26030e058 601 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
Kojto 98:8ab26030e058 602
Kojto 98:8ab26030e058 603 #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */
Kojto 98:8ab26030e058 604 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
Kojto 98:8ab26030e058 605
Kojto 98:8ab26030e058 606 #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */
Kojto 98:8ab26030e058 607 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
Kojto 98:8ab26030e058 608
Kojto 98:8ab26030e058 609 #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */
Kojto 110:165afa46840b 610 #define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */
Kojto 98:8ab26030e058 611
Kojto 98:8ab26030e058 612 /*@} end of group CMSIS_MPU */
Kojto 98:8ab26030e058 613 #endif
Kojto 98:8ab26030e058 614
Kojto 98:8ab26030e058 615
Kojto 98:8ab26030e058 616 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 617 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
Kojto 98:8ab26030e058 618 \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR)
Kojto 98:8ab26030e058 619 are only accessible over DAP and not via processor. Therefore
Kojto 98:8ab26030e058 620 they are not covered by the Cortex-M0 header file.
Kojto 98:8ab26030e058 621 @{
Kojto 98:8ab26030e058 622 */
Kojto 98:8ab26030e058 623 /*@} end of group CMSIS_CoreDebug */
Kojto 98:8ab26030e058 624
Kojto 98:8ab26030e058 625
Kojto 98:8ab26030e058 626 /** \ingroup CMSIS_core_register
Kojto 98:8ab26030e058 627 \defgroup CMSIS_core_base Core Definitions
Kojto 98:8ab26030e058 628 \brief Definitions for base addresses, unions, and structures.
Kojto 98:8ab26030e058 629 @{
Kojto 98:8ab26030e058 630 */
Kojto 98:8ab26030e058 631
Kojto 98:8ab26030e058 632 /* Memory mapping of Cortex-M0+ Hardware */
Kojto 98:8ab26030e058 633 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
Kojto 98:8ab26030e058 634 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
Kojto 98:8ab26030e058 635 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
Kojto 98:8ab26030e058 636 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
Kojto 98:8ab26030e058 637
Kojto 98:8ab26030e058 638 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
Kojto 98:8ab26030e058 639 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
Kojto 98:8ab26030e058 640 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
Kojto 98:8ab26030e058 641
Kojto 98:8ab26030e058 642 #if (__MPU_PRESENT == 1)
Kojto 98:8ab26030e058 643 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
Kojto 98:8ab26030e058 644 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
Kojto 98:8ab26030e058 645 #endif
Kojto 98:8ab26030e058 646
Kojto 98:8ab26030e058 647 /*@} */
Kojto 98:8ab26030e058 648
Kojto 98:8ab26030e058 649
Kojto 98:8ab26030e058 650
Kojto 98:8ab26030e058 651 /*******************************************************************************
Kojto 98:8ab26030e058 652 * Hardware Abstraction Layer
Kojto 98:8ab26030e058 653 Core Function Interface contains:
Kojto 98:8ab26030e058 654 - Core NVIC Functions
Kojto 98:8ab26030e058 655 - Core SysTick Functions
Kojto 98:8ab26030e058 656 - Core Register Access Functions
Kojto 98:8ab26030e058 657 ******************************************************************************/
Kojto 98:8ab26030e058 658 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
Kojto 98:8ab26030e058 659 */
Kojto 98:8ab26030e058 660
Kojto 98:8ab26030e058 661
Kojto 98:8ab26030e058 662
Kojto 98:8ab26030e058 663 /* ########################## NVIC functions #################################### */
Kojto 98:8ab26030e058 664 /** \ingroup CMSIS_Core_FunctionInterface
Kojto 98:8ab26030e058 665 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
Kojto 98:8ab26030e058 666 \brief Functions that manage interrupts and exceptions via the NVIC.
Kojto 98:8ab26030e058 667 @{
Kojto 98:8ab26030e058 668 */
Kojto 98:8ab26030e058 669
Kojto 98:8ab26030e058 670 /* Interrupt Priorities are WORD accessible only under ARMv6M */
Kojto 98:8ab26030e058 671 /* The following MACROS handle generation of the register offset and byte masks */
Kojto 110:165afa46840b 672 #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
Kojto 110:165afa46840b 673 #define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
Kojto 110:165afa46840b 674 #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
Kojto 98:8ab26030e058 675
Kojto 98:8ab26030e058 676
Kojto 98:8ab26030e058 677 /** \brief Enable External Interrupt
Kojto 98:8ab26030e058 678
Kojto 98:8ab26030e058 679 The function enables a device-specific interrupt in the NVIC interrupt controller.
Kojto 98:8ab26030e058 680
Kojto 98:8ab26030e058 681 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 98:8ab26030e058 682 */
Kojto 98:8ab26030e058 683 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Kojto 98:8ab26030e058 684 {
Kojto 110:165afa46840b 685 NVIC->ISER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
Kojto 98:8ab26030e058 686 }
Kojto 98:8ab26030e058 687
Kojto 98:8ab26030e058 688
Kojto 98:8ab26030e058 689 /** \brief Disable External Interrupt
Kojto 98:8ab26030e058 690
Kojto 98:8ab26030e058 691 The function disables a device-specific interrupt in the NVIC interrupt controller.
Kojto 98:8ab26030e058 692
Kojto 98:8ab26030e058 693 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 98:8ab26030e058 694 */
Kojto 98:8ab26030e058 695 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Kojto 98:8ab26030e058 696 {
Kojto 110:165afa46840b 697 NVIC->ICER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
Kojto 98:8ab26030e058 698 }
Kojto 98:8ab26030e058 699
Kojto 98:8ab26030e058 700
Kojto 98:8ab26030e058 701 /** \brief Get Pending Interrupt
Kojto 98:8ab26030e058 702
Kojto 98:8ab26030e058 703 The function reads the pending register in the NVIC and returns the pending bit
Kojto 98:8ab26030e058 704 for the specified interrupt.
Kojto 98:8ab26030e058 705
Kojto 98:8ab26030e058 706 \param [in] IRQn Interrupt number.
Kojto 98:8ab26030e058 707
Kojto 98:8ab26030e058 708 \return 0 Interrupt status is not pending.
Kojto 98:8ab26030e058 709 \return 1 Interrupt status is pending.
Kojto 98:8ab26030e058 710 */
Kojto 98:8ab26030e058 711 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Kojto 98:8ab26030e058 712 {
Kojto 110:165afa46840b 713 return((uint32_t)(((NVIC->ISPR[0] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
Kojto 98:8ab26030e058 714 }
Kojto 98:8ab26030e058 715
Kojto 98:8ab26030e058 716
Kojto 98:8ab26030e058 717 /** \brief Set Pending Interrupt
Kojto 98:8ab26030e058 718
Kojto 98:8ab26030e058 719 The function sets the pending bit of an external interrupt.
Kojto 98:8ab26030e058 720
Kojto 98:8ab26030e058 721 \param [in] IRQn Interrupt number. Value cannot be negative.
Kojto 98:8ab26030e058 722 */
Kojto 98:8ab26030e058 723 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Kojto 98:8ab26030e058 724 {
Kojto 110:165afa46840b 725 NVIC->ISPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
Kojto 98:8ab26030e058 726 }
Kojto 98:8ab26030e058 727
Kojto 98:8ab26030e058 728
Kojto 98:8ab26030e058 729 /** \brief Clear Pending Interrupt
Kojto 98:8ab26030e058 730
Kojto 98:8ab26030e058 731 The function clears the pending bit of an external interrupt.
Kojto 98:8ab26030e058 732
Kojto 98:8ab26030e058 733 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 98:8ab26030e058 734 */
Kojto 98:8ab26030e058 735 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Kojto 98:8ab26030e058 736 {
Kojto 110:165afa46840b 737 NVIC->ICPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
Kojto 98:8ab26030e058 738 }
Kojto 98:8ab26030e058 739
Kojto 98:8ab26030e058 740
Kojto 98:8ab26030e058 741 /** \brief Set Interrupt Priority
Kojto 98:8ab26030e058 742
Kojto 98:8ab26030e058 743 The function sets the priority of an interrupt.
Kojto 98:8ab26030e058 744
Kojto 98:8ab26030e058 745 \note The priority cannot be set for every core interrupt.
Kojto 98:8ab26030e058 746
Kojto 98:8ab26030e058 747 \param [in] IRQn Interrupt number.
Kojto 98:8ab26030e058 748 \param [in] priority Priority to set.
Kojto 98:8ab26030e058 749 */
Kojto 98:8ab26030e058 750 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Kojto 98:8ab26030e058 751 {
Kojto 110:165afa46840b 752 if((int32_t)(IRQn) < 0) {
Kojto 110:165afa46840b 753 SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
Kojto 110:165afa46840b 754 (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
Kojto 110:165afa46840b 755 }
Kojto 98:8ab26030e058 756 else {
Kojto 110:165afa46840b 757 NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
Kojto 110:165afa46840b 758 (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
Kojto 110:165afa46840b 759 }
Kojto 98:8ab26030e058 760 }
Kojto 98:8ab26030e058 761
Kojto 98:8ab26030e058 762
Kojto 98:8ab26030e058 763 /** \brief Get Interrupt Priority
Kojto 98:8ab26030e058 764
Kojto 98:8ab26030e058 765 The function reads the priority of an interrupt. The interrupt
Kojto 98:8ab26030e058 766 number can be positive to specify an external (device specific)
Kojto 98:8ab26030e058 767 interrupt, or negative to specify an internal (core) interrupt.
Kojto 98:8ab26030e058 768
Kojto 98:8ab26030e058 769
Kojto 98:8ab26030e058 770 \param [in] IRQn Interrupt number.
Kojto 98:8ab26030e058 771 \return Interrupt Priority. Value is aligned automatically to the implemented
Kojto 98:8ab26030e058 772 priority bits of the microcontroller.
Kojto 98:8ab26030e058 773 */
Kojto 98:8ab26030e058 774 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Kojto 98:8ab26030e058 775 {
Kojto 98:8ab26030e058 776
Kojto 110:165afa46840b 777 if((int32_t)(IRQn) < 0) {
Kojto 110:165afa46840b 778 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
Kojto 110:165afa46840b 779 }
Kojto 98:8ab26030e058 780 else {
Kojto 110:165afa46840b 781 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
Kojto 110:165afa46840b 782 }
Kojto 98:8ab26030e058 783 }
Kojto 98:8ab26030e058 784
Kojto 98:8ab26030e058 785
Kojto 98:8ab26030e058 786 /** \brief System Reset
Kojto 98:8ab26030e058 787
Kojto 98:8ab26030e058 788 The function initiates a system reset request to reset the MCU.
Kojto 98:8ab26030e058 789 */
Kojto 98:8ab26030e058 790 __STATIC_INLINE void NVIC_SystemReset(void)
Kojto 98:8ab26030e058 791 {
Kojto 98:8ab26030e058 792 __DSB(); /* Ensure all outstanding memory accesses included
Kojto 98:8ab26030e058 793 buffered write are completed before reset */
Kojto 110:165afa46840b 794 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
Kojto 98:8ab26030e058 795 SCB_AIRCR_SYSRESETREQ_Msk);
Kojto 98:8ab26030e058 796 __DSB(); /* Ensure completion of memory access */
Kojto 110:165afa46840b 797 while(1) { __NOP(); } /* wait until reset */
Kojto 98:8ab26030e058 798 }
Kojto 98:8ab26030e058 799
Kojto 98:8ab26030e058 800 /*@} end of CMSIS_Core_NVICFunctions */
Kojto 98:8ab26030e058 801
Kojto 98:8ab26030e058 802
Kojto 98:8ab26030e058 803
Kojto 98:8ab26030e058 804 /* ################################## SysTick function ############################################ */
Kojto 98:8ab26030e058 805 /** \ingroup CMSIS_Core_FunctionInterface
Kojto 98:8ab26030e058 806 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
Kojto 98:8ab26030e058 807 \brief Functions that configure the System.
Kojto 98:8ab26030e058 808 @{
Kojto 98:8ab26030e058 809 */
Kojto 98:8ab26030e058 810
Kojto 98:8ab26030e058 811 #if (__Vendor_SysTickConfig == 0)
Kojto 98:8ab26030e058 812
Kojto 98:8ab26030e058 813 /** \brief System Tick Configuration
Kojto 98:8ab26030e058 814
Kojto 98:8ab26030e058 815 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
Kojto 98:8ab26030e058 816 Counter is in free running mode to generate periodic interrupts.
Kojto 98:8ab26030e058 817
Kojto 98:8ab26030e058 818 \param [in] ticks Number of ticks between two interrupts.
Kojto 98:8ab26030e058 819
Kojto 98:8ab26030e058 820 \return 0 Function succeeded.
Kojto 98:8ab26030e058 821 \return 1 Function failed.
Kojto 98:8ab26030e058 822
Kojto 98:8ab26030e058 823 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
Kojto 98:8ab26030e058 824 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
Kojto 98:8ab26030e058 825 must contain a vendor-specific implementation of this function.
Kojto 98:8ab26030e058 826
Kojto 98:8ab26030e058 827 */
Kojto 98:8ab26030e058 828 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Kojto 98:8ab26030e058 829 {
Kojto 110:165afa46840b 830 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {return (1UL);} /* Reload value impossible */
Kojto 98:8ab26030e058 831
Kojto 110:165afa46840b 832 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
Kojto 110:165afa46840b 833 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
Kojto 110:165afa46840b 834 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
Kojto 98:8ab26030e058 835 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
Kojto 98:8ab26030e058 836 SysTick_CTRL_TICKINT_Msk |
Kojto 110:165afa46840b 837 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
Kojto 110:165afa46840b 838 return (0UL); /* Function successful */
Kojto 98:8ab26030e058 839 }
Kojto 98:8ab26030e058 840
Kojto 98:8ab26030e058 841 #endif
Kojto 98:8ab26030e058 842
Kojto 98:8ab26030e058 843 /*@} end of CMSIS_Core_SysTickFunctions */
Kojto 98:8ab26030e058 844
Kojto 98:8ab26030e058 845
Kojto 98:8ab26030e058 846
Kojto 98:8ab26030e058 847
Kojto 110:165afa46840b 848 #ifdef __cplusplus
Kojto 110:165afa46840b 849 }
Kojto 110:165afa46840b 850 #endif
Kojto 110:165afa46840b 851
Kojto 98:8ab26030e058 852 #endif /* __CORE_CM0PLUS_H_DEPENDANT */
Kojto 98:8ab26030e058 853
Kojto 98:8ab26030e058 854 #endif /* __CMSIS_GENERIC */