mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_DISCO_L053C8/core_cm3.h@99:dbbf35b96557, 2015-05-13 (annotated)

Committer:
Kojto
Date:
Wed May 13 08:08:21 2015 +0200
Revision:
99:dbbf35b96557
Child:
110:165afa46840b
Release 99 of the mbed library



Changes:

 - new targets - MAXWSNENV, DISCO_L053C8

 - STM32F4xx - ST Cube driver

 - KSDK mcu - SPI timing fix

 - Nordic - update to softdevice s130

Who changed what in which revision?

UserRevisionLine numberNew contents of line
Kojto 99:dbbf35b96557 1 /**************************************************************************//**
Kojto 99:dbbf35b96557 2 * @file core_cm3.h
Kojto 99:dbbf35b96557 3 * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
Kojto 99:dbbf35b96557 4 * @version V3.20
Kojto 99:dbbf35b96557 5 * @date 25. February 2013
Kojto 99:dbbf35b96557 6 *
Kojto 99:dbbf35b96557 7 * @note
Kojto 99:dbbf35b96557 8 *
Kojto 99:dbbf35b96557 9 ******************************************************************************/
Kojto 99:dbbf35b96557 10 /* Copyright (c) 2009 - 2013 ARM LIMITED
Kojto 99:dbbf35b96557 11
Kojto 99:dbbf35b96557 12 All rights reserved.
Kojto 99:dbbf35b96557 13 Redistribution and use in source and binary forms, with or without
Kojto 99:dbbf35b96557 14 modification, are permitted provided that the following conditions are met:
Kojto 99:dbbf35b96557 15 - Redistributions of source code must retain the above copyright
Kojto 99:dbbf35b96557 16 notice, this list of conditions and the following disclaimer.
Kojto 99:dbbf35b96557 17 - Redistributions in binary form must reproduce the above copyright
Kojto 99:dbbf35b96557 18 notice, this list of conditions and the following disclaimer in the
Kojto 99:dbbf35b96557 19 documentation and/or other materials provided with the distribution.
Kojto 99:dbbf35b96557 20 - Neither the name of ARM nor the names of its contributors may be used
Kojto 99:dbbf35b96557 21 to endorse or promote products derived from this software without
Kojto 99:dbbf35b96557 22 specific prior written permission.
Kojto 99:dbbf35b96557 23 *
Kojto 99:dbbf35b96557 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto 99:dbbf35b96557 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto 99:dbbf35b96557 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
Kojto 99:dbbf35b96557 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
Kojto 99:dbbf35b96557 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
Kojto 99:dbbf35b96557 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
Kojto 99:dbbf35b96557 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
Kojto 99:dbbf35b96557 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
Kojto 99:dbbf35b96557 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
Kojto 99:dbbf35b96557 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
Kojto 99:dbbf35b96557 34 POSSIBILITY OF SUCH DAMAGE.
Kojto 99:dbbf35b96557 35 ---------------------------------------------------------------------------*/
Kojto 99:dbbf35b96557 36
Kojto 99:dbbf35b96557 37
Kojto 99:dbbf35b96557 38 #if defined ( __ICCARM__ )
Kojto 99:dbbf35b96557 39 #pragma system_include /* treat file as system include file for MISRA check */
Kojto 99:dbbf35b96557 40 #endif
Kojto 99:dbbf35b96557 41
Kojto 99:dbbf35b96557 42 #ifdef __cplusplus
Kojto 99:dbbf35b96557 43 extern "C" {
Kojto 99:dbbf35b96557 44 #endif
Kojto 99:dbbf35b96557 45
Kojto 99:dbbf35b96557 46 #ifndef __CORE_CM3_H_GENERIC
Kojto 99:dbbf35b96557 47 #define __CORE_CM3_H_GENERIC
Kojto 99:dbbf35b96557 48
Kojto 99:dbbf35b96557 49 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
Kojto 99:dbbf35b96557 50 CMSIS violates the following MISRA-C:2004 rules:
Kojto 99:dbbf35b96557 51
Kojto 99:dbbf35b96557 52 \li Required Rule 8.5, object/function definition in header file.<br>
Kojto 99:dbbf35b96557 53 Function definitions in header files are used to allow 'inlining'.
Kojto 99:dbbf35b96557 54
Kojto 99:dbbf35b96557 55 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Kojto 99:dbbf35b96557 56 Unions are used for effective representation of core registers.
Kojto 99:dbbf35b96557 57
Kojto 99:dbbf35b96557 58 \li Advisory Rule 19.7, Function-like macro defined.<br>
Kojto 99:dbbf35b96557 59 Function-like macros are used to allow more efficient code.
Kojto 99:dbbf35b96557 60 */
Kojto 99:dbbf35b96557 61
Kojto 99:dbbf35b96557 62
Kojto 99:dbbf35b96557 63 /*******************************************************************************
Kojto 99:dbbf35b96557 64 * CMSIS definitions
Kojto 99:dbbf35b96557 65 ******************************************************************************/
Kojto 99:dbbf35b96557 66 /** \ingroup Cortex_M3
Kojto 99:dbbf35b96557 67 @{
Kojto 99:dbbf35b96557 68 */
Kojto 99:dbbf35b96557 69
Kojto 99:dbbf35b96557 70 /* CMSIS CM3 definitions */
Kojto 99:dbbf35b96557 71 #define __CM3_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */
Kojto 99:dbbf35b96557 72 #define __CM3_CMSIS_VERSION_SUB (0x20) /*!< [15:0] CMSIS HAL sub version */
Kojto 99:dbbf35b96557 73 #define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | \
Kojto 99:dbbf35b96557 74 __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
Kojto 99:dbbf35b96557 75
Kojto 99:dbbf35b96557 76 #define __CORTEX_M (0x03) /*!< Cortex-M Core */
Kojto 99:dbbf35b96557 77
Kojto 99:dbbf35b96557 78
Kojto 99:dbbf35b96557 79 #if defined ( __CC_ARM )
Kojto 99:dbbf35b96557 80 #define __ASM __asm /*!< asm keyword for ARM Compiler */
Kojto 99:dbbf35b96557 81 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
Kojto 99:dbbf35b96557 82 #define __STATIC_INLINE static __inline
Kojto 99:dbbf35b96557 83
Kojto 99:dbbf35b96557 84 #elif defined ( __ICCARM__ )
Kojto 99:dbbf35b96557 85 #define __ASM __asm /*!< asm keyword for IAR Compiler */
Kojto 99:dbbf35b96557 86 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
Kojto 99:dbbf35b96557 87 #define __STATIC_INLINE static inline
Kojto 99:dbbf35b96557 88
Kojto 99:dbbf35b96557 89 #elif defined ( __TMS470__ )
Kojto 99:dbbf35b96557 90 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
Kojto 99:dbbf35b96557 91 #define __STATIC_INLINE static inline
Kojto 99:dbbf35b96557 92
Kojto 99:dbbf35b96557 93 #elif defined ( __GNUC__ )
Kojto 99:dbbf35b96557 94 #define __ASM __asm /*!< asm keyword for GNU Compiler */
Kojto 99:dbbf35b96557 95 #define __INLINE inline /*!< inline keyword for GNU Compiler */
Kojto 99:dbbf35b96557 96 #define __STATIC_INLINE static inline
Kojto 99:dbbf35b96557 97
Kojto 99:dbbf35b96557 98 #elif defined ( __TASKING__ )
Kojto 99:dbbf35b96557 99 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
Kojto 99:dbbf35b96557 100 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
Kojto 99:dbbf35b96557 101 #define __STATIC_INLINE static inline
Kojto 99:dbbf35b96557 102
Kojto 99:dbbf35b96557 103 #endif
Kojto 99:dbbf35b96557 104
Kojto 99:dbbf35b96557 105 /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
Kojto 99:dbbf35b96557 106 */
Kojto 99:dbbf35b96557 107 #define __FPU_USED 0
Kojto 99:dbbf35b96557 108
Kojto 99:dbbf35b96557 109 #if defined ( __CC_ARM )
Kojto 99:dbbf35b96557 110 #if defined __TARGET_FPU_VFP
Kojto 99:dbbf35b96557 111 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 99:dbbf35b96557 112 #endif
Kojto 99:dbbf35b96557 113
Kojto 99:dbbf35b96557 114 #elif defined ( __ICCARM__ )
Kojto 99:dbbf35b96557 115 #if defined __ARMVFP__
Kojto 99:dbbf35b96557 116 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 99:dbbf35b96557 117 #endif
Kojto 99:dbbf35b96557 118
Kojto 99:dbbf35b96557 119 #elif defined ( __TMS470__ )
Kojto 99:dbbf35b96557 120 #if defined __TI__VFP_SUPPORT____
Kojto 99:dbbf35b96557 121 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 99:dbbf35b96557 122 #endif
Kojto 99:dbbf35b96557 123
Kojto 99:dbbf35b96557 124 #elif defined ( __GNUC__ )
Kojto 99:dbbf35b96557 125 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
Kojto 99:dbbf35b96557 126 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 99:dbbf35b96557 127 #endif
Kojto 99:dbbf35b96557 128
Kojto 99:dbbf35b96557 129 #elif defined ( __TASKING__ )
Kojto 99:dbbf35b96557 130 #if defined __FPU_VFP__
Kojto 99:dbbf35b96557 131 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 99:dbbf35b96557 132 #endif
Kojto 99:dbbf35b96557 133 #endif
Kojto 99:dbbf35b96557 134
Kojto 99:dbbf35b96557 135 #include <stdint.h> /* standard types definitions */
Kojto 99:dbbf35b96557 136 #include <core_cmInstr.h> /* Core Instruction Access */
Kojto 99:dbbf35b96557 137 #include <core_cmFunc.h> /* Core Function Access */
Kojto 99:dbbf35b96557 138
Kojto 99:dbbf35b96557 139 #endif /* __CORE_CM3_H_GENERIC */
Kojto 99:dbbf35b96557 140
Kojto 99:dbbf35b96557 141 #ifndef __CMSIS_GENERIC
Kojto 99:dbbf35b96557 142
Kojto 99:dbbf35b96557 143 #ifndef __CORE_CM3_H_DEPENDANT
Kojto 99:dbbf35b96557 144 #define __CORE_CM3_H_DEPENDANT
Kojto 99:dbbf35b96557 145
Kojto 99:dbbf35b96557 146 /* check device defines and use defaults */
Kojto 99:dbbf35b96557 147 #if defined __CHECK_DEVICE_DEFINES
Kojto 99:dbbf35b96557 148 #ifndef __CM3_REV
Kojto 99:dbbf35b96557 149 #define __CM3_REV 0x0200
Kojto 99:dbbf35b96557 150 #warning "__CM3_REV not defined in device header file; using default!"
Kojto 99:dbbf35b96557 151 #endif
Kojto 99:dbbf35b96557 152
Kojto 99:dbbf35b96557 153 #ifndef __MPU_PRESENT
Kojto 99:dbbf35b96557 154 #define __MPU_PRESENT 0
Kojto 99:dbbf35b96557 155 #warning "__MPU_PRESENT not defined in device header file; using default!"
Kojto 99:dbbf35b96557 156 #endif
Kojto 99:dbbf35b96557 157
Kojto 99:dbbf35b96557 158 #ifndef __NVIC_PRIO_BITS
Kojto 99:dbbf35b96557 159 #define __NVIC_PRIO_BITS 4
Kojto 99:dbbf35b96557 160 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
Kojto 99:dbbf35b96557 161 #endif
Kojto 99:dbbf35b96557 162
Kojto 99:dbbf35b96557 163 #ifndef __Vendor_SysTickConfig
Kojto 99:dbbf35b96557 164 #define __Vendor_SysTickConfig 0
Kojto 99:dbbf35b96557 165 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
Kojto 99:dbbf35b96557 166 #endif
Kojto 99:dbbf35b96557 167 #endif
Kojto 99:dbbf35b96557 168
Kojto 99:dbbf35b96557 169 /* IO definitions (access restrictions to peripheral registers) */
Kojto 99:dbbf35b96557 170 /**
Kojto 99:dbbf35b96557 171 \defgroup CMSIS_glob_defs CMSIS Global Defines
Kojto 99:dbbf35b96557 172
Kojto 99:dbbf35b96557 173 <strong>IO Type Qualifiers</strong> are used
Kojto 99:dbbf35b96557 174 \li to specify the access to peripheral variables.
Kojto 99:dbbf35b96557 175 \li for automatic generation of peripheral register debug information.
Kojto 99:dbbf35b96557 176 */
Kojto 99:dbbf35b96557 177 #ifdef __cplusplus
Kojto 99:dbbf35b96557 178 #define __I volatile /*!< Defines 'read only' permissions */
Kojto 99:dbbf35b96557 179 #else
Kojto 99:dbbf35b96557 180 #define __I volatile const /*!< Defines 'read only' permissions */
Kojto 99:dbbf35b96557 181 #endif
Kojto 99:dbbf35b96557 182 #define __O volatile /*!< Defines 'write only' permissions */
Kojto 99:dbbf35b96557 183 #define __IO volatile /*!< Defines 'read / write' permissions */
Kojto 99:dbbf35b96557 184
Kojto 99:dbbf35b96557 185 /*@} end of group Cortex_M3 */
Kojto 99:dbbf35b96557 186
Kojto 99:dbbf35b96557 187
Kojto 99:dbbf35b96557 188
Kojto 99:dbbf35b96557 189 /*******************************************************************************
Kojto 99:dbbf35b96557 190 * Register Abstraction
Kojto 99:dbbf35b96557 191 Core Register contain:
Kojto 99:dbbf35b96557 192 - Core Register
Kojto 99:dbbf35b96557 193 - Core NVIC Register
Kojto 99:dbbf35b96557 194 - Core SCB Register
Kojto 99:dbbf35b96557 195 - Core SysTick Register
Kojto 99:dbbf35b96557 196 - Core Debug Register
Kojto 99:dbbf35b96557 197 - Core MPU Register
Kojto 99:dbbf35b96557 198 ******************************************************************************/
Kojto 99:dbbf35b96557 199 /** \defgroup CMSIS_core_register Defines and Type Definitions
Kojto 99:dbbf35b96557 200 \brief Type definitions and defines for Cortex-M processor based devices.
Kojto 99:dbbf35b96557 201 */
Kojto 99:dbbf35b96557 202
Kojto 99:dbbf35b96557 203 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 204 \defgroup CMSIS_CORE Status and Control Registers
Kojto 99:dbbf35b96557 205 \brief Core Register type definitions.
Kojto 99:dbbf35b96557 206 @{
Kojto 99:dbbf35b96557 207 */
Kojto 99:dbbf35b96557 208
Kojto 99:dbbf35b96557 209 /** \brief Union type to access the Application Program Status Register (APSR).
Kojto 99:dbbf35b96557 210 */
Kojto 99:dbbf35b96557 211 typedef union
Kojto 99:dbbf35b96557 212 {
Kojto 99:dbbf35b96557 213 struct
Kojto 99:dbbf35b96557 214 {
Kojto 99:dbbf35b96557 215 #if (__CORTEX_M != 0x04)
Kojto 99:dbbf35b96557 216 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
Kojto 99:dbbf35b96557 217 #else
Kojto 99:dbbf35b96557 218 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
Kojto 99:dbbf35b96557 219 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
Kojto 99:dbbf35b96557 220 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
Kojto 99:dbbf35b96557 221 #endif
Kojto 99:dbbf35b96557 222 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
Kojto 99:dbbf35b96557 223 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
Kojto 99:dbbf35b96557 224 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
Kojto 99:dbbf35b96557 225 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
Kojto 99:dbbf35b96557 226 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
Kojto 99:dbbf35b96557 227 } b; /*!< Structure used for bit access */
Kojto 99:dbbf35b96557 228 uint32_t w; /*!< Type used for word access */
Kojto 99:dbbf35b96557 229 } APSR_Type;
Kojto 99:dbbf35b96557 230
Kojto 99:dbbf35b96557 231
Kojto 99:dbbf35b96557 232 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
Kojto 99:dbbf35b96557 233 */
Kojto 99:dbbf35b96557 234 typedef union
Kojto 99:dbbf35b96557 235 {
Kojto 99:dbbf35b96557 236 struct
Kojto 99:dbbf35b96557 237 {
Kojto 99:dbbf35b96557 238 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
Kojto 99:dbbf35b96557 239 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
Kojto 99:dbbf35b96557 240 } b; /*!< Structure used for bit access */
Kojto 99:dbbf35b96557 241 uint32_t w; /*!< Type used for word access */
Kojto 99:dbbf35b96557 242 } IPSR_Type;
Kojto 99:dbbf35b96557 243
Kojto 99:dbbf35b96557 244
Kojto 99:dbbf35b96557 245 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
Kojto 99:dbbf35b96557 246 */
Kojto 99:dbbf35b96557 247 typedef union
Kojto 99:dbbf35b96557 248 {
Kojto 99:dbbf35b96557 249 struct
Kojto 99:dbbf35b96557 250 {
Kojto 99:dbbf35b96557 251 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
Kojto 99:dbbf35b96557 252 #if (__CORTEX_M != 0x04)
Kojto 99:dbbf35b96557 253 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
Kojto 99:dbbf35b96557 254 #else
Kojto 99:dbbf35b96557 255 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
Kojto 99:dbbf35b96557 256 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
Kojto 99:dbbf35b96557 257 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
Kojto 99:dbbf35b96557 258 #endif
Kojto 99:dbbf35b96557 259 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
Kojto 99:dbbf35b96557 260 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
Kojto 99:dbbf35b96557 261 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
Kojto 99:dbbf35b96557 262 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
Kojto 99:dbbf35b96557 263 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
Kojto 99:dbbf35b96557 264 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
Kojto 99:dbbf35b96557 265 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
Kojto 99:dbbf35b96557 266 } b; /*!< Structure used for bit access */
Kojto 99:dbbf35b96557 267 uint32_t w; /*!< Type used for word access */
Kojto 99:dbbf35b96557 268 } xPSR_Type;
Kojto 99:dbbf35b96557 269
Kojto 99:dbbf35b96557 270
Kojto 99:dbbf35b96557 271 /** \brief Union type to access the Control Registers (CONTROL).
Kojto 99:dbbf35b96557 272 */
Kojto 99:dbbf35b96557 273 typedef union
Kojto 99:dbbf35b96557 274 {
Kojto 99:dbbf35b96557 275 struct
Kojto 99:dbbf35b96557 276 {
Kojto 99:dbbf35b96557 277 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
Kojto 99:dbbf35b96557 278 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
Kojto 99:dbbf35b96557 279 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
Kojto 99:dbbf35b96557 280 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
Kojto 99:dbbf35b96557 281 } b; /*!< Structure used for bit access */
Kojto 99:dbbf35b96557 282 uint32_t w; /*!< Type used for word access */
Kojto 99:dbbf35b96557 283 } CONTROL_Type;
Kojto 99:dbbf35b96557 284
Kojto 99:dbbf35b96557 285 /*@} end of group CMSIS_CORE */
Kojto 99:dbbf35b96557 286
Kojto 99:dbbf35b96557 287
Kojto 99:dbbf35b96557 288 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 289 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
Kojto 99:dbbf35b96557 290 \brief Type definitions for the NVIC Registers
Kojto 99:dbbf35b96557 291 @{
Kojto 99:dbbf35b96557 292 */
Kojto 99:dbbf35b96557 293
Kojto 99:dbbf35b96557 294 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
Kojto 99:dbbf35b96557 295 */
Kojto 99:dbbf35b96557 296 typedef struct
Kojto 99:dbbf35b96557 297 {
Kojto 99:dbbf35b96557 298 __IO uint32_t ISER[8]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
Kojto 99:dbbf35b96557 299 uint32_t RESERVED0[24];
Kojto 99:dbbf35b96557 300 __IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
Kojto 99:dbbf35b96557 301 uint32_t RSERVED1[24];
Kojto 99:dbbf35b96557 302 __IO uint32_t ISPR[8]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
Kojto 99:dbbf35b96557 303 uint32_t RESERVED2[24];
Kojto 99:dbbf35b96557 304 __IO uint32_t ICPR[8]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
Kojto 99:dbbf35b96557 305 uint32_t RESERVED3[24];
Kojto 99:dbbf35b96557 306 __IO uint32_t IABR[8]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
Kojto 99:dbbf35b96557 307 uint32_t RESERVED4[56];
Kojto 99:dbbf35b96557 308 __IO uint8_t IP[240]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
Kojto 99:dbbf35b96557 309 uint32_t RESERVED5[644];
Kojto 99:dbbf35b96557 310 __O uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
Kojto 99:dbbf35b96557 311 } NVIC_Type;
Kojto 99:dbbf35b96557 312
Kojto 99:dbbf35b96557 313 /* Software Triggered Interrupt Register Definitions */
Kojto 99:dbbf35b96557 314 #define NVIC_STIR_INTID_Pos 0 /*!< STIR: INTLINESNUM Position */
Kojto 99:dbbf35b96557 315 #define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /*!< STIR: INTLINESNUM Mask */
Kojto 99:dbbf35b96557 316
Kojto 99:dbbf35b96557 317 /*@} end of group CMSIS_NVIC */
Kojto 99:dbbf35b96557 318
Kojto 99:dbbf35b96557 319
Kojto 99:dbbf35b96557 320 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 321 \defgroup CMSIS_SCB System Control Block (SCB)
Kojto 99:dbbf35b96557 322 \brief Type definitions for the System Control Block Registers
Kojto 99:dbbf35b96557 323 @{
Kojto 99:dbbf35b96557 324 */
Kojto 99:dbbf35b96557 325
Kojto 99:dbbf35b96557 326 /** \brief Structure type to access the System Control Block (SCB).
Kojto 99:dbbf35b96557 327 */
Kojto 99:dbbf35b96557 328 typedef struct
Kojto 99:dbbf35b96557 329 {
Kojto 99:dbbf35b96557 330 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
Kojto 99:dbbf35b96557 331 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
Kojto 99:dbbf35b96557 332 __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
Kojto 99:dbbf35b96557 333 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
Kojto 99:dbbf35b96557 334 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
Kojto 99:dbbf35b96557 335 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
Kojto 99:dbbf35b96557 336 __IO uint8_t SHP[12]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */
Kojto 99:dbbf35b96557 337 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
Kojto 99:dbbf35b96557 338 __IO uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */
Kojto 99:dbbf35b96557 339 __IO uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */
Kojto 99:dbbf35b96557 340 __IO uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */
Kojto 99:dbbf35b96557 341 __IO uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */
Kojto 99:dbbf35b96557 342 __IO uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */
Kojto 99:dbbf35b96557 343 __IO uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */
Kojto 99:dbbf35b96557 344 __I uint32_t PFR[2]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */
Kojto 99:dbbf35b96557 345 __I uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */
Kojto 99:dbbf35b96557 346 __I uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */
Kojto 99:dbbf35b96557 347 __I uint32_t MMFR[4]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */
Kojto 99:dbbf35b96557 348 __I uint32_t ISAR[5]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */
Kojto 99:dbbf35b96557 349 uint32_t RESERVED0[5];
Kojto 99:dbbf35b96557 350 __IO uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */
Kojto 99:dbbf35b96557 351 } SCB_Type;
Kojto 99:dbbf35b96557 352
Kojto 99:dbbf35b96557 353 /* SCB CPUID Register Definitions */
Kojto 99:dbbf35b96557 354 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
Kojto 99:dbbf35b96557 355 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
Kojto 99:dbbf35b96557 356
Kojto 99:dbbf35b96557 357 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
Kojto 99:dbbf35b96557 358 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
Kojto 99:dbbf35b96557 359
Kojto 99:dbbf35b96557 360 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
Kojto 99:dbbf35b96557 361 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
Kojto 99:dbbf35b96557 362
Kojto 99:dbbf35b96557 363 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
Kojto 99:dbbf35b96557 364 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
Kojto 99:dbbf35b96557 365
Kojto 99:dbbf35b96557 366 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
Kojto 99:dbbf35b96557 367 #define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
Kojto 99:dbbf35b96557 368
Kojto 99:dbbf35b96557 369 /* SCB Interrupt Control State Register Definitions */
Kojto 99:dbbf35b96557 370 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
Kojto 99:dbbf35b96557 371 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
Kojto 99:dbbf35b96557 372
Kojto 99:dbbf35b96557 373 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
Kojto 99:dbbf35b96557 374 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
Kojto 99:dbbf35b96557 375
Kojto 99:dbbf35b96557 376 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
Kojto 99:dbbf35b96557 377 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
Kojto 99:dbbf35b96557 378
Kojto 99:dbbf35b96557 379 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
Kojto 99:dbbf35b96557 380 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
Kojto 99:dbbf35b96557 381
Kojto 99:dbbf35b96557 382 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
Kojto 99:dbbf35b96557 383 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
Kojto 99:dbbf35b96557 384
Kojto 99:dbbf35b96557 385 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
Kojto 99:dbbf35b96557 386 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
Kojto 99:dbbf35b96557 387
Kojto 99:dbbf35b96557 388 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
Kojto 99:dbbf35b96557 389 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
Kojto 99:dbbf35b96557 390
Kojto 99:dbbf35b96557 391 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
Kojto 99:dbbf35b96557 392 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
Kojto 99:dbbf35b96557 393
Kojto 99:dbbf35b96557 394 #define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */
Kojto 99:dbbf35b96557 395 #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */
Kojto 99:dbbf35b96557 396
Kojto 99:dbbf35b96557 397 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
Kojto 99:dbbf35b96557 398 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
Kojto 99:dbbf35b96557 399
Kojto 99:dbbf35b96557 400 /* SCB Vector Table Offset Register Definitions */
Kojto 99:dbbf35b96557 401 #if (__CM3_REV < 0x0201) /* core r2p1 */
Kojto 99:dbbf35b96557 402 #define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */
Kojto 99:dbbf35b96557 403 #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */
Kojto 99:dbbf35b96557 404
Kojto 99:dbbf35b96557 405 #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */
Kojto 99:dbbf35b96557 406 #define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
Kojto 99:dbbf35b96557 407 #else
Kojto 99:dbbf35b96557 408 #define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */
Kojto 99:dbbf35b96557 409 #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
Kojto 99:dbbf35b96557 410 #endif
Kojto 99:dbbf35b96557 411
Kojto 99:dbbf35b96557 412 /* SCB Application Interrupt and Reset Control Register Definitions */
Kojto 99:dbbf35b96557 413 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
Kojto 99:dbbf35b96557 414 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
Kojto 99:dbbf35b96557 415
Kojto 99:dbbf35b96557 416 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
Kojto 99:dbbf35b96557 417 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
Kojto 99:dbbf35b96557 418
Kojto 99:dbbf35b96557 419 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
Kojto 99:dbbf35b96557 420 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
Kojto 99:dbbf35b96557 421
Kojto 99:dbbf35b96557 422 #define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */
Kojto 99:dbbf35b96557 423 #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */
Kojto 99:dbbf35b96557 424
Kojto 99:dbbf35b96557 425 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
Kojto 99:dbbf35b96557 426 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
Kojto 99:dbbf35b96557 427
Kojto 99:dbbf35b96557 428 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
Kojto 99:dbbf35b96557 429 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
Kojto 99:dbbf35b96557 430
Kojto 99:dbbf35b96557 431 #define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */
Kojto 99:dbbf35b96557 432 #define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */
Kojto 99:dbbf35b96557 433
Kojto 99:dbbf35b96557 434 /* SCB System Control Register Definitions */
Kojto 99:dbbf35b96557 435 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
Kojto 99:dbbf35b96557 436 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
Kojto 99:dbbf35b96557 437
Kojto 99:dbbf35b96557 438 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
Kojto 99:dbbf35b96557 439 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
Kojto 99:dbbf35b96557 440
Kojto 99:dbbf35b96557 441 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
Kojto 99:dbbf35b96557 442 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
Kojto 99:dbbf35b96557 443
Kojto 99:dbbf35b96557 444 /* SCB Configuration Control Register Definitions */
Kojto 99:dbbf35b96557 445 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
Kojto 99:dbbf35b96557 446 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
Kojto 99:dbbf35b96557 447
Kojto 99:dbbf35b96557 448 #define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */
Kojto 99:dbbf35b96557 449 #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */
Kojto 99:dbbf35b96557 450
Kojto 99:dbbf35b96557 451 #define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */
Kojto 99:dbbf35b96557 452 #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */
Kojto 99:dbbf35b96557 453
Kojto 99:dbbf35b96557 454 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
Kojto 99:dbbf35b96557 455 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
Kojto 99:dbbf35b96557 456
Kojto 99:dbbf35b96557 457 #define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */
Kojto 99:dbbf35b96557 458 #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */
Kojto 99:dbbf35b96557 459
Kojto 99:dbbf35b96557 460 #define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */
Kojto 99:dbbf35b96557 461 #define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */
Kojto 99:dbbf35b96557 462
Kojto 99:dbbf35b96557 463 /* SCB System Handler Control and State Register Definitions */
Kojto 99:dbbf35b96557 464 #define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */
Kojto 99:dbbf35b96557 465 #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */
Kojto 99:dbbf35b96557 466
Kojto 99:dbbf35b96557 467 #define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */
Kojto 99:dbbf35b96557 468 #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */
Kojto 99:dbbf35b96557 469
Kojto 99:dbbf35b96557 470 #define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */
Kojto 99:dbbf35b96557 471 #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */
Kojto 99:dbbf35b96557 472
Kojto 99:dbbf35b96557 473 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
Kojto 99:dbbf35b96557 474 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
Kojto 99:dbbf35b96557 475
Kojto 99:dbbf35b96557 476 #define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */
Kojto 99:dbbf35b96557 477 #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */
Kojto 99:dbbf35b96557 478
Kojto 99:dbbf35b96557 479 #define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */
Kojto 99:dbbf35b96557 480 #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */
Kojto 99:dbbf35b96557 481
Kojto 99:dbbf35b96557 482 #define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */
Kojto 99:dbbf35b96557 483 #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */
Kojto 99:dbbf35b96557 484
Kojto 99:dbbf35b96557 485 #define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */
Kojto 99:dbbf35b96557 486 #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */
Kojto 99:dbbf35b96557 487
Kojto 99:dbbf35b96557 488 #define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */
Kojto 99:dbbf35b96557 489 #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */
Kojto 99:dbbf35b96557 490
Kojto 99:dbbf35b96557 491 #define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */
Kojto 99:dbbf35b96557 492 #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */
Kojto 99:dbbf35b96557 493
Kojto 99:dbbf35b96557 494 #define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */
Kojto 99:dbbf35b96557 495 #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */
Kojto 99:dbbf35b96557 496
Kojto 99:dbbf35b96557 497 #define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */
Kojto 99:dbbf35b96557 498 #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */
Kojto 99:dbbf35b96557 499
Kojto 99:dbbf35b96557 500 #define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */
Kojto 99:dbbf35b96557 501 #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */
Kojto 99:dbbf35b96557 502
Kojto 99:dbbf35b96557 503 #define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */
Kojto 99:dbbf35b96557 504 #define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */
Kojto 99:dbbf35b96557 505
Kojto 99:dbbf35b96557 506 /* SCB Configurable Fault Status Registers Definitions */
Kojto 99:dbbf35b96557 507 #define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */
Kojto 99:dbbf35b96557 508 #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */
Kojto 99:dbbf35b96557 509
Kojto 99:dbbf35b96557 510 #define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */
Kojto 99:dbbf35b96557 511 #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */
Kojto 99:dbbf35b96557 512
Kojto 99:dbbf35b96557 513 #define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */
Kojto 99:dbbf35b96557 514 #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
Kojto 99:dbbf35b96557 515
Kojto 99:dbbf35b96557 516 /* SCB Hard Fault Status Registers Definitions */
Kojto 99:dbbf35b96557 517 #define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */
Kojto 99:dbbf35b96557 518 #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */
Kojto 99:dbbf35b96557 519
Kojto 99:dbbf35b96557 520 #define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */
Kojto 99:dbbf35b96557 521 #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */
Kojto 99:dbbf35b96557 522
Kojto 99:dbbf35b96557 523 #define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */
Kojto 99:dbbf35b96557 524 #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */
Kojto 99:dbbf35b96557 525
Kojto 99:dbbf35b96557 526 /* SCB Debug Fault Status Register Definitions */
Kojto 99:dbbf35b96557 527 #define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */
Kojto 99:dbbf35b96557 528 #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */
Kojto 99:dbbf35b96557 529
Kojto 99:dbbf35b96557 530 #define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */
Kojto 99:dbbf35b96557 531 #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */
Kojto 99:dbbf35b96557 532
Kojto 99:dbbf35b96557 533 #define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */
Kojto 99:dbbf35b96557 534 #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */
Kojto 99:dbbf35b96557 535
Kojto 99:dbbf35b96557 536 #define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */
Kojto 99:dbbf35b96557 537 #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */
Kojto 99:dbbf35b96557 538
Kojto 99:dbbf35b96557 539 #define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */
Kojto 99:dbbf35b96557 540 #define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */
Kojto 99:dbbf35b96557 541
Kojto 99:dbbf35b96557 542 /*@} end of group CMSIS_SCB */
Kojto 99:dbbf35b96557 543
Kojto 99:dbbf35b96557 544
Kojto 99:dbbf35b96557 545 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 546 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
Kojto 99:dbbf35b96557 547 \brief Type definitions for the System Control and ID Register not in the SCB
Kojto 99:dbbf35b96557 548 @{
Kojto 99:dbbf35b96557 549 */
Kojto 99:dbbf35b96557 550
Kojto 99:dbbf35b96557 551 /** \brief Structure type to access the System Control and ID Register not in the SCB.
Kojto 99:dbbf35b96557 552 */
Kojto 99:dbbf35b96557 553 typedef struct
Kojto 99:dbbf35b96557 554 {
Kojto 99:dbbf35b96557 555 uint32_t RESERVED0[1];
Kojto 99:dbbf35b96557 556 __I uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */
Kojto 99:dbbf35b96557 557 #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
Kojto 99:dbbf35b96557 558 __IO uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
Kojto 99:dbbf35b96557 559 #else
Kojto 99:dbbf35b96557 560 uint32_t RESERVED1[1];
Kojto 99:dbbf35b96557 561 #endif
Kojto 99:dbbf35b96557 562 } SCnSCB_Type;
Kojto 99:dbbf35b96557 563
Kojto 99:dbbf35b96557 564 /* Interrupt Controller Type Register Definitions */
Kojto 99:dbbf35b96557 565 #define SCnSCB_ICTR_INTLINESNUM_Pos 0 /*!< ICTR: INTLINESNUM Position */
Kojto 99:dbbf35b96557 566 #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /*!< ICTR: INTLINESNUM Mask */
Kojto 99:dbbf35b96557 567
Kojto 99:dbbf35b96557 568 /* Auxiliary Control Register Definitions */
Kojto 99:dbbf35b96557 569
Kojto 99:dbbf35b96557 570 #define SCnSCB_ACTLR_DISFOLD_Pos 2 /*!< ACTLR: DISFOLD Position */
Kojto 99:dbbf35b96557 571 #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */
Kojto 99:dbbf35b96557 572
Kojto 99:dbbf35b96557 573 #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /*!< ACTLR: DISDEFWBUF Position */
Kojto 99:dbbf35b96557 574 #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */
Kojto 99:dbbf35b96557 575
Kojto 99:dbbf35b96557 576 #define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /*!< ACTLR: DISMCYCINT Position */
Kojto 99:dbbf35b96557 577 #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /*!< ACTLR: DISMCYCINT Mask */
Kojto 99:dbbf35b96557 578
Kojto 99:dbbf35b96557 579 /*@} end of group CMSIS_SCnotSCB */
Kojto 99:dbbf35b96557 580
Kojto 99:dbbf35b96557 581
Kojto 99:dbbf35b96557 582 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 583 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
Kojto 99:dbbf35b96557 584 \brief Type definitions for the System Timer Registers.
Kojto 99:dbbf35b96557 585 @{
Kojto 99:dbbf35b96557 586 */
Kojto 99:dbbf35b96557 587
Kojto 99:dbbf35b96557 588 /** \brief Structure type to access the System Timer (SysTick).
Kojto 99:dbbf35b96557 589 */
Kojto 99:dbbf35b96557 590 typedef struct
Kojto 99:dbbf35b96557 591 {
Kojto 99:dbbf35b96557 592 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
Kojto 99:dbbf35b96557 593 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
Kojto 99:dbbf35b96557 594 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
Kojto 99:dbbf35b96557 595 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
Kojto 99:dbbf35b96557 596 } SysTick_Type;
Kojto 99:dbbf35b96557 597
Kojto 99:dbbf35b96557 598 /* SysTick Control / Status Register Definitions */
Kojto 99:dbbf35b96557 599 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
Kojto 99:dbbf35b96557 600 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
Kojto 99:dbbf35b96557 601
Kojto 99:dbbf35b96557 602 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
Kojto 99:dbbf35b96557 603 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
Kojto 99:dbbf35b96557 604
Kojto 99:dbbf35b96557 605 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
Kojto 99:dbbf35b96557 606 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
Kojto 99:dbbf35b96557 607
Kojto 99:dbbf35b96557 608 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
Kojto 99:dbbf35b96557 609 #define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
Kojto 99:dbbf35b96557 610
Kojto 99:dbbf35b96557 611 /* SysTick Reload Register Definitions */
Kojto 99:dbbf35b96557 612 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
Kojto 99:dbbf35b96557 613 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
Kojto 99:dbbf35b96557 614
Kojto 99:dbbf35b96557 615 /* SysTick Current Register Definitions */
Kojto 99:dbbf35b96557 616 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
Kojto 99:dbbf35b96557 617 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
Kojto 99:dbbf35b96557 618
Kojto 99:dbbf35b96557 619 /* SysTick Calibration Register Definitions */
Kojto 99:dbbf35b96557 620 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
Kojto 99:dbbf35b96557 621 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
Kojto 99:dbbf35b96557 622
Kojto 99:dbbf35b96557 623 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
Kojto 99:dbbf35b96557 624 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
Kojto 99:dbbf35b96557 625
Kojto 99:dbbf35b96557 626 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
Kojto 99:dbbf35b96557 627 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
Kojto 99:dbbf35b96557 628
Kojto 99:dbbf35b96557 629 /*@} end of group CMSIS_SysTick */
Kojto 99:dbbf35b96557 630
Kojto 99:dbbf35b96557 631
Kojto 99:dbbf35b96557 632 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 633 \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
Kojto 99:dbbf35b96557 634 \brief Type definitions for the Instrumentation Trace Macrocell (ITM)
Kojto 99:dbbf35b96557 635 @{
Kojto 99:dbbf35b96557 636 */
Kojto 99:dbbf35b96557 637
Kojto 99:dbbf35b96557 638 /** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
Kojto 99:dbbf35b96557 639 */
Kojto 99:dbbf35b96557 640 typedef struct
Kojto 99:dbbf35b96557 641 {
Kojto 99:dbbf35b96557 642 __O union
Kojto 99:dbbf35b96557 643 {
Kojto 99:dbbf35b96557 644 __O uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */
Kojto 99:dbbf35b96557 645 __O uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */
Kojto 99:dbbf35b96557 646 __O uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */
Kojto 99:dbbf35b96557 647 } PORT [32]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */
Kojto 99:dbbf35b96557 648 uint32_t RESERVED0[864];
Kojto 99:dbbf35b96557 649 __IO uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */
Kojto 99:dbbf35b96557 650 uint32_t RESERVED1[15];
Kojto 99:dbbf35b96557 651 __IO uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */
Kojto 99:dbbf35b96557 652 uint32_t RESERVED2[15];
Kojto 99:dbbf35b96557 653 __IO uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */
Kojto 99:dbbf35b96557 654 uint32_t RESERVED3[29];
Kojto 99:dbbf35b96557 655 __O uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */
Kojto 99:dbbf35b96557 656 __I uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */
Kojto 99:dbbf35b96557 657 __IO uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */
Kojto 99:dbbf35b96557 658 uint32_t RESERVED4[43];
Kojto 99:dbbf35b96557 659 __O uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */
Kojto 99:dbbf35b96557 660 __I uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */
Kojto 99:dbbf35b96557 661 uint32_t RESERVED5[6];
Kojto 99:dbbf35b96557 662 __I uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */
Kojto 99:dbbf35b96557 663 __I uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */
Kojto 99:dbbf35b96557 664 __I uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */
Kojto 99:dbbf35b96557 665 __I uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */
Kojto 99:dbbf35b96557 666 __I uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */
Kojto 99:dbbf35b96557 667 __I uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */
Kojto 99:dbbf35b96557 668 __I uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */
Kojto 99:dbbf35b96557 669 __I uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */
Kojto 99:dbbf35b96557 670 __I uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */
Kojto 99:dbbf35b96557 671 __I uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */
Kojto 99:dbbf35b96557 672 __I uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */
Kojto 99:dbbf35b96557 673 __I uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */
Kojto 99:dbbf35b96557 674 } ITM_Type;
Kojto 99:dbbf35b96557 675
Kojto 99:dbbf35b96557 676 /* ITM Trace Privilege Register Definitions */
Kojto 99:dbbf35b96557 677 #define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */
Kojto 99:dbbf35b96557 678 #define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */
Kojto 99:dbbf35b96557 679
Kojto 99:dbbf35b96557 680 /* ITM Trace Control Register Definitions */
Kojto 99:dbbf35b96557 681 #define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */
Kojto 99:dbbf35b96557 682 #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */
Kojto 99:dbbf35b96557 683
Kojto 99:dbbf35b96557 684 #define ITM_TCR_TraceBusID_Pos 16 /*!< ITM TCR: ATBID Position */
Kojto 99:dbbf35b96557 685 #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */
Kojto 99:dbbf35b96557 686
Kojto 99:dbbf35b96557 687 #define ITM_TCR_GTSFREQ_Pos 10 /*!< ITM TCR: Global timestamp frequency Position */
Kojto 99:dbbf35b96557 688 #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */
Kojto 99:dbbf35b96557 689
Kojto 99:dbbf35b96557 690 #define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */
Kojto 99:dbbf35b96557 691 #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */
Kojto 99:dbbf35b96557 692
Kojto 99:dbbf35b96557 693 #define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */
Kojto 99:dbbf35b96557 694 #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */
Kojto 99:dbbf35b96557 695
Kojto 99:dbbf35b96557 696 #define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */
Kojto 99:dbbf35b96557 697 #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */
Kojto 99:dbbf35b96557 698
Kojto 99:dbbf35b96557 699 #define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */
Kojto 99:dbbf35b96557 700 #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */
Kojto 99:dbbf35b96557 701
Kojto 99:dbbf35b96557 702 #define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */
Kojto 99:dbbf35b96557 703 #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */
Kojto 99:dbbf35b96557 704
Kojto 99:dbbf35b96557 705 #define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */
Kojto 99:dbbf35b96557 706 #define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */
Kojto 99:dbbf35b96557 707
Kojto 99:dbbf35b96557 708 /* ITM Integration Write Register Definitions */
Kojto 99:dbbf35b96557 709 #define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */
Kojto 99:dbbf35b96557 710 #define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */
Kojto 99:dbbf35b96557 711
Kojto 99:dbbf35b96557 712 /* ITM Integration Read Register Definitions */
Kojto 99:dbbf35b96557 713 #define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */
Kojto 99:dbbf35b96557 714 #define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */
Kojto 99:dbbf35b96557 715
Kojto 99:dbbf35b96557 716 /* ITM Integration Mode Control Register Definitions */
Kojto 99:dbbf35b96557 717 #define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */
Kojto 99:dbbf35b96557 718 #define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */
Kojto 99:dbbf35b96557 719
Kojto 99:dbbf35b96557 720 /* ITM Lock Status Register Definitions */
Kojto 99:dbbf35b96557 721 #define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */
Kojto 99:dbbf35b96557 722 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */
Kojto 99:dbbf35b96557 723
Kojto 99:dbbf35b96557 724 #define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */
Kojto 99:dbbf35b96557 725 #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */
Kojto 99:dbbf35b96557 726
Kojto 99:dbbf35b96557 727 #define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */
Kojto 99:dbbf35b96557 728 #define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */
Kojto 99:dbbf35b96557 729
Kojto 99:dbbf35b96557 730 /*@}*/ /* end of group CMSIS_ITM */
Kojto 99:dbbf35b96557 731
Kojto 99:dbbf35b96557 732
Kojto 99:dbbf35b96557 733 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 734 \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
Kojto 99:dbbf35b96557 735 \brief Type definitions for the Data Watchpoint and Trace (DWT)
Kojto 99:dbbf35b96557 736 @{
Kojto 99:dbbf35b96557 737 */
Kojto 99:dbbf35b96557 738
Kojto 99:dbbf35b96557 739 /** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
Kojto 99:dbbf35b96557 740 */
Kojto 99:dbbf35b96557 741 typedef struct
Kojto 99:dbbf35b96557 742 {
Kojto 99:dbbf35b96557 743 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */
Kojto 99:dbbf35b96557 744 __IO uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */
Kojto 99:dbbf35b96557 745 __IO uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */
Kojto 99:dbbf35b96557 746 __IO uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */
Kojto 99:dbbf35b96557 747 __IO uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */
Kojto 99:dbbf35b96557 748 __IO uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */
Kojto 99:dbbf35b96557 749 __IO uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */
Kojto 99:dbbf35b96557 750 __I uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */
Kojto 99:dbbf35b96557 751 __IO uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */
Kojto 99:dbbf35b96557 752 __IO uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */
Kojto 99:dbbf35b96557 753 __IO uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */
Kojto 99:dbbf35b96557 754 uint32_t RESERVED0[1];
Kojto 99:dbbf35b96557 755 __IO uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */
Kojto 99:dbbf35b96557 756 __IO uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */
Kojto 99:dbbf35b96557 757 __IO uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */
Kojto 99:dbbf35b96557 758 uint32_t RESERVED1[1];
Kojto 99:dbbf35b96557 759 __IO uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */
Kojto 99:dbbf35b96557 760 __IO uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */
Kojto 99:dbbf35b96557 761 __IO uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */
Kojto 99:dbbf35b96557 762 uint32_t RESERVED2[1];
Kojto 99:dbbf35b96557 763 __IO uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */
Kojto 99:dbbf35b96557 764 __IO uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */
Kojto 99:dbbf35b96557 765 __IO uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */
Kojto 99:dbbf35b96557 766 } DWT_Type;
Kojto 99:dbbf35b96557 767
Kojto 99:dbbf35b96557 768 /* DWT Control Register Definitions */
Kojto 99:dbbf35b96557 769 #define DWT_CTRL_NUMCOMP_Pos 28 /*!< DWT CTRL: NUMCOMP Position */
Kojto 99:dbbf35b96557 770 #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */
Kojto 99:dbbf35b96557 771
Kojto 99:dbbf35b96557 772 #define DWT_CTRL_NOTRCPKT_Pos 27 /*!< DWT CTRL: NOTRCPKT Position */
Kojto 99:dbbf35b96557 773 #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */
Kojto 99:dbbf35b96557 774
Kojto 99:dbbf35b96557 775 #define DWT_CTRL_NOEXTTRIG_Pos 26 /*!< DWT CTRL: NOEXTTRIG Position */
Kojto 99:dbbf35b96557 776 #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */
Kojto 99:dbbf35b96557 777
Kojto 99:dbbf35b96557 778 #define DWT_CTRL_NOCYCCNT_Pos 25 /*!< DWT CTRL: NOCYCCNT Position */
Kojto 99:dbbf35b96557 779 #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */
Kojto 99:dbbf35b96557 780
Kojto 99:dbbf35b96557 781 #define DWT_CTRL_NOPRFCNT_Pos 24 /*!< DWT CTRL: NOPRFCNT Position */
Kojto 99:dbbf35b96557 782 #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */
Kojto 99:dbbf35b96557 783
Kojto 99:dbbf35b96557 784 #define DWT_CTRL_CYCEVTENA_Pos 22 /*!< DWT CTRL: CYCEVTENA Position */
Kojto 99:dbbf35b96557 785 #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */
Kojto 99:dbbf35b96557 786
Kojto 99:dbbf35b96557 787 #define DWT_CTRL_FOLDEVTENA_Pos 21 /*!< DWT CTRL: FOLDEVTENA Position */
Kojto 99:dbbf35b96557 788 #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */
Kojto 99:dbbf35b96557 789
Kojto 99:dbbf35b96557 790 #define DWT_CTRL_LSUEVTENA_Pos 20 /*!< DWT CTRL: LSUEVTENA Position */
Kojto 99:dbbf35b96557 791 #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */
Kojto 99:dbbf35b96557 792
Kojto 99:dbbf35b96557 793 #define DWT_CTRL_SLEEPEVTENA_Pos 19 /*!< DWT CTRL: SLEEPEVTENA Position */
Kojto 99:dbbf35b96557 794 #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */
Kojto 99:dbbf35b96557 795
Kojto 99:dbbf35b96557 796 #define DWT_CTRL_EXCEVTENA_Pos 18 /*!< DWT CTRL: EXCEVTENA Position */
Kojto 99:dbbf35b96557 797 #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */
Kojto 99:dbbf35b96557 798
Kojto 99:dbbf35b96557 799 #define DWT_CTRL_CPIEVTENA_Pos 17 /*!< DWT CTRL: CPIEVTENA Position */
Kojto 99:dbbf35b96557 800 #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */
Kojto 99:dbbf35b96557 801
Kojto 99:dbbf35b96557 802 #define DWT_CTRL_EXCTRCENA_Pos 16 /*!< DWT CTRL: EXCTRCENA Position */
Kojto 99:dbbf35b96557 803 #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */
Kojto 99:dbbf35b96557 804
Kojto 99:dbbf35b96557 805 #define DWT_CTRL_PCSAMPLENA_Pos 12 /*!< DWT CTRL: PCSAMPLENA Position */
Kojto 99:dbbf35b96557 806 #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
Kojto 99:dbbf35b96557 807
Kojto 99:dbbf35b96557 808 #define DWT_CTRL_SYNCTAP_Pos 10 /*!< DWT CTRL: SYNCTAP Position */
Kojto 99:dbbf35b96557 809 #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */
Kojto 99:dbbf35b96557 810
Kojto 99:dbbf35b96557 811 #define DWT_CTRL_CYCTAP_Pos 9 /*!< DWT CTRL: CYCTAP Position */
Kojto 99:dbbf35b96557 812 #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */
Kojto 99:dbbf35b96557 813
Kojto 99:dbbf35b96557 814 #define DWT_CTRL_POSTINIT_Pos 5 /*!< DWT CTRL: POSTINIT Position */
Kojto 99:dbbf35b96557 815 #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */
Kojto 99:dbbf35b96557 816
Kojto 99:dbbf35b96557 817 #define DWT_CTRL_POSTPRESET_Pos 1 /*!< DWT CTRL: POSTPRESET Position */
Kojto 99:dbbf35b96557 818 #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */
Kojto 99:dbbf35b96557 819
Kojto 99:dbbf35b96557 820 #define DWT_CTRL_CYCCNTENA_Pos 0 /*!< DWT CTRL: CYCCNTENA Position */
Kojto 99:dbbf35b96557 821 #define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /*!< DWT CTRL: CYCCNTENA Mask */
Kojto 99:dbbf35b96557 822
Kojto 99:dbbf35b96557 823 /* DWT CPI Count Register Definitions */
Kojto 99:dbbf35b96557 824 #define DWT_CPICNT_CPICNT_Pos 0 /*!< DWT CPICNT: CPICNT Position */
Kojto 99:dbbf35b96557 825 #define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /*!< DWT CPICNT: CPICNT Mask */
Kojto 99:dbbf35b96557 826
Kojto 99:dbbf35b96557 827 /* DWT Exception Overhead Count Register Definitions */
Kojto 99:dbbf35b96557 828 #define DWT_EXCCNT_EXCCNT_Pos 0 /*!< DWT EXCCNT: EXCCNT Position */
Kojto 99:dbbf35b96557 829 #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /*!< DWT EXCCNT: EXCCNT Mask */
Kojto 99:dbbf35b96557 830
Kojto 99:dbbf35b96557 831 /* DWT Sleep Count Register Definitions */
Kojto 99:dbbf35b96557 832 #define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /*!< DWT SLEEPCNT: SLEEPCNT Position */
Kojto 99:dbbf35b96557 833 #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
Kojto 99:dbbf35b96557 834
Kojto 99:dbbf35b96557 835 /* DWT LSU Count Register Definitions */
Kojto 99:dbbf35b96557 836 #define DWT_LSUCNT_LSUCNT_Pos 0 /*!< DWT LSUCNT: LSUCNT Position */
Kojto 99:dbbf35b96557 837 #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /*!< DWT LSUCNT: LSUCNT Mask */
Kojto 99:dbbf35b96557 838
Kojto 99:dbbf35b96557 839 /* DWT Folded-instruction Count Register Definitions */
Kojto 99:dbbf35b96557 840 #define DWT_FOLDCNT_FOLDCNT_Pos 0 /*!< DWT FOLDCNT: FOLDCNT Position */
Kojto 99:dbbf35b96557 841 #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /*!< DWT FOLDCNT: FOLDCNT Mask */
Kojto 99:dbbf35b96557 842
Kojto 99:dbbf35b96557 843 /* DWT Comparator Mask Register Definitions */
Kojto 99:dbbf35b96557 844 #define DWT_MASK_MASK_Pos 0 /*!< DWT MASK: MASK Position */
Kojto 99:dbbf35b96557 845 #define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /*!< DWT MASK: MASK Mask */
Kojto 99:dbbf35b96557 846
Kojto 99:dbbf35b96557 847 /* DWT Comparator Function Register Definitions */
Kojto 99:dbbf35b96557 848 #define DWT_FUNCTION_MATCHED_Pos 24 /*!< DWT FUNCTION: MATCHED Position */
Kojto 99:dbbf35b96557 849 #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */
Kojto 99:dbbf35b96557 850
Kojto 99:dbbf35b96557 851 #define DWT_FUNCTION_DATAVADDR1_Pos 16 /*!< DWT FUNCTION: DATAVADDR1 Position */
Kojto 99:dbbf35b96557 852 #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */
Kojto 99:dbbf35b96557 853
Kojto 99:dbbf35b96557 854 #define DWT_FUNCTION_DATAVADDR0_Pos 12 /*!< DWT FUNCTION: DATAVADDR0 Position */
Kojto 99:dbbf35b96557 855 #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */
Kojto 99:dbbf35b96557 856
Kojto 99:dbbf35b96557 857 #define DWT_FUNCTION_DATAVSIZE_Pos 10 /*!< DWT FUNCTION: DATAVSIZE Position */
Kojto 99:dbbf35b96557 858 #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */
Kojto 99:dbbf35b96557 859
Kojto 99:dbbf35b96557 860 #define DWT_FUNCTION_LNK1ENA_Pos 9 /*!< DWT FUNCTION: LNK1ENA Position */
Kojto 99:dbbf35b96557 861 #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */
Kojto 99:dbbf35b96557 862
Kojto 99:dbbf35b96557 863 #define DWT_FUNCTION_DATAVMATCH_Pos 8 /*!< DWT FUNCTION: DATAVMATCH Position */
Kojto 99:dbbf35b96557 864 #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
Kojto 99:dbbf35b96557 865
Kojto 99:dbbf35b96557 866 #define DWT_FUNCTION_CYCMATCH_Pos 7 /*!< DWT FUNCTION: CYCMATCH Position */
Kojto 99:dbbf35b96557 867 #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */
Kojto 99:dbbf35b96557 868
Kojto 99:dbbf35b96557 869 #define DWT_FUNCTION_EMITRANGE_Pos 5 /*!< DWT FUNCTION: EMITRANGE Position */
Kojto 99:dbbf35b96557 870 #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
Kojto 99:dbbf35b96557 871
Kojto 99:dbbf35b96557 872 #define DWT_FUNCTION_FUNCTION_Pos 0 /*!< DWT FUNCTION: FUNCTION Position */
Kojto 99:dbbf35b96557 873 #define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /*!< DWT FUNCTION: FUNCTION Mask */
Kojto 99:dbbf35b96557 874
Kojto 99:dbbf35b96557 875 /*@}*/ /* end of group CMSIS_DWT */
Kojto 99:dbbf35b96557 876
Kojto 99:dbbf35b96557 877
Kojto 99:dbbf35b96557 878 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 879 \defgroup CMSIS_TPI Trace Port Interface (TPI)
Kojto 99:dbbf35b96557 880 \brief Type definitions for the Trace Port Interface (TPI)
Kojto 99:dbbf35b96557 881 @{
Kojto 99:dbbf35b96557 882 */
Kojto 99:dbbf35b96557 883
Kojto 99:dbbf35b96557 884 /** \brief Structure type to access the Trace Port Interface Register (TPI).
Kojto 99:dbbf35b96557 885 */
Kojto 99:dbbf35b96557 886 typedef struct
Kojto 99:dbbf35b96557 887 {
Kojto 99:dbbf35b96557 888 __IO uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */
Kojto 99:dbbf35b96557 889 __IO uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */
Kojto 99:dbbf35b96557 890 uint32_t RESERVED0[2];
Kojto 99:dbbf35b96557 891 __IO uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
Kojto 99:dbbf35b96557 892 uint32_t RESERVED1[55];
Kojto 99:dbbf35b96557 893 __IO uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
Kojto 99:dbbf35b96557 894 uint32_t RESERVED2[131];
Kojto 99:dbbf35b96557 895 __I uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */
Kojto 99:dbbf35b96557 896 __IO uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */
Kojto 99:dbbf35b96557 897 __I uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */
Kojto 99:dbbf35b96557 898 uint32_t RESERVED3[759];
Kojto 99:dbbf35b96557 899 __I uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */
Kojto 99:dbbf35b96557 900 __I uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */
Kojto 99:dbbf35b96557 901 __I uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */
Kojto 99:dbbf35b96557 902 uint32_t RESERVED4[1];
Kojto 99:dbbf35b96557 903 __I uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */
Kojto 99:dbbf35b96557 904 __I uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */
Kojto 99:dbbf35b96557 905 __IO uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */
Kojto 99:dbbf35b96557 906 uint32_t RESERVED5[39];
Kojto 99:dbbf35b96557 907 __IO uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */
Kojto 99:dbbf35b96557 908 __IO uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */
Kojto 99:dbbf35b96557 909 uint32_t RESERVED7[8];
Kojto 99:dbbf35b96557 910 __I uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */
Kojto 99:dbbf35b96557 911 __I uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */
Kojto 99:dbbf35b96557 912 } TPI_Type;
Kojto 99:dbbf35b96557 913
Kojto 99:dbbf35b96557 914 /* TPI Asynchronous Clock Prescaler Register Definitions */
Kojto 99:dbbf35b96557 915 #define TPI_ACPR_PRESCALER_Pos 0 /*!< TPI ACPR: PRESCALER Position */
Kojto 99:dbbf35b96557 916 #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /*!< TPI ACPR: PRESCALER Mask */
Kojto 99:dbbf35b96557 917
Kojto 99:dbbf35b96557 918 /* TPI Selected Pin Protocol Register Definitions */
Kojto 99:dbbf35b96557 919 #define TPI_SPPR_TXMODE_Pos 0 /*!< TPI SPPR: TXMODE Position */
Kojto 99:dbbf35b96557 920 #define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /*!< TPI SPPR: TXMODE Mask */
Kojto 99:dbbf35b96557 921
Kojto 99:dbbf35b96557 922 /* TPI Formatter and Flush Status Register Definitions */
Kojto 99:dbbf35b96557 923 #define TPI_FFSR_FtNonStop_Pos 3 /*!< TPI FFSR: FtNonStop Position */
Kojto 99:dbbf35b96557 924 #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */
Kojto 99:dbbf35b96557 925
Kojto 99:dbbf35b96557 926 #define TPI_FFSR_TCPresent_Pos 2 /*!< TPI FFSR: TCPresent Position */
Kojto 99:dbbf35b96557 927 #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */
Kojto 99:dbbf35b96557 928
Kojto 99:dbbf35b96557 929 #define TPI_FFSR_FtStopped_Pos 1 /*!< TPI FFSR: FtStopped Position */
Kojto 99:dbbf35b96557 930 #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */
Kojto 99:dbbf35b96557 931
Kojto 99:dbbf35b96557 932 #define TPI_FFSR_FlInProg_Pos 0 /*!< TPI FFSR: FlInProg Position */
Kojto 99:dbbf35b96557 933 #define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /*!< TPI FFSR: FlInProg Mask */
Kojto 99:dbbf35b96557 934
Kojto 99:dbbf35b96557 935 /* TPI Formatter and Flush Control Register Definitions */
Kojto 99:dbbf35b96557 936 #define TPI_FFCR_TrigIn_Pos 8 /*!< TPI FFCR: TrigIn Position */
Kojto 99:dbbf35b96557 937 #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */
Kojto 99:dbbf35b96557 938
Kojto 99:dbbf35b96557 939 #define TPI_FFCR_EnFCont_Pos 1 /*!< TPI FFCR: EnFCont Position */
Kojto 99:dbbf35b96557 940 #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */
Kojto 99:dbbf35b96557 941
Kojto 99:dbbf35b96557 942 /* TPI TRIGGER Register Definitions */
Kojto 99:dbbf35b96557 943 #define TPI_TRIGGER_TRIGGER_Pos 0 /*!< TPI TRIGGER: TRIGGER Position */
Kojto 99:dbbf35b96557 944 #define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /*!< TPI TRIGGER: TRIGGER Mask */
Kojto 99:dbbf35b96557 945
Kojto 99:dbbf35b96557 946 /* TPI Integration ETM Data Register Definitions (FIFO0) */
Kojto 99:dbbf35b96557 947 #define TPI_FIFO0_ITM_ATVALID_Pos 29 /*!< TPI FIFO0: ITM_ATVALID Position */
Kojto 99:dbbf35b96557 948 #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */
Kojto 99:dbbf35b96557 949
Kojto 99:dbbf35b96557 950 #define TPI_FIFO0_ITM_bytecount_Pos 27 /*!< TPI FIFO0: ITM_bytecount Position */
Kojto 99:dbbf35b96557 951 #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */
Kojto 99:dbbf35b96557 952
Kojto 99:dbbf35b96557 953 #define TPI_FIFO0_ETM_ATVALID_Pos 26 /*!< TPI FIFO0: ETM_ATVALID Position */
Kojto 99:dbbf35b96557 954 #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */
Kojto 99:dbbf35b96557 955
Kojto 99:dbbf35b96557 956 #define TPI_FIFO0_ETM_bytecount_Pos 24 /*!< TPI FIFO0: ETM_bytecount Position */
Kojto 99:dbbf35b96557 957 #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */
Kojto 99:dbbf35b96557 958
Kojto 99:dbbf35b96557 959 #define TPI_FIFO0_ETM2_Pos 16 /*!< TPI FIFO0: ETM2 Position */
Kojto 99:dbbf35b96557 960 #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */
Kojto 99:dbbf35b96557 961
Kojto 99:dbbf35b96557 962 #define TPI_FIFO0_ETM1_Pos 8 /*!< TPI FIFO0: ETM1 Position */
Kojto 99:dbbf35b96557 963 #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */
Kojto 99:dbbf35b96557 964
Kojto 99:dbbf35b96557 965 #define TPI_FIFO0_ETM0_Pos 0 /*!< TPI FIFO0: ETM0 Position */
Kojto 99:dbbf35b96557 966 #define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /*!< TPI FIFO0: ETM0 Mask */
Kojto 99:dbbf35b96557 967
Kojto 99:dbbf35b96557 968 /* TPI ITATBCTR2 Register Definitions */
Kojto 99:dbbf35b96557 969 #define TPI_ITATBCTR2_ATREADY_Pos 0 /*!< TPI ITATBCTR2: ATREADY Position */
Kojto 99:dbbf35b96557 970 #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /*!< TPI ITATBCTR2: ATREADY Mask */
Kojto 99:dbbf35b96557 971
Kojto 99:dbbf35b96557 972 /* TPI Integration ITM Data Register Definitions (FIFO1) */
Kojto 99:dbbf35b96557 973 #define TPI_FIFO1_ITM_ATVALID_Pos 29 /*!< TPI FIFO1: ITM_ATVALID Position */
Kojto 99:dbbf35b96557 974 #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */
Kojto 99:dbbf35b96557 975
Kojto 99:dbbf35b96557 976 #define TPI_FIFO1_ITM_bytecount_Pos 27 /*!< TPI FIFO1: ITM_bytecount Position */
Kojto 99:dbbf35b96557 977 #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */
Kojto 99:dbbf35b96557 978
Kojto 99:dbbf35b96557 979 #define TPI_FIFO1_ETM_ATVALID_Pos 26 /*!< TPI FIFO1: ETM_ATVALID Position */
Kojto 99:dbbf35b96557 980 #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */
Kojto 99:dbbf35b96557 981
Kojto 99:dbbf35b96557 982 #define TPI_FIFO1_ETM_bytecount_Pos 24 /*!< TPI FIFO1: ETM_bytecount Position */
Kojto 99:dbbf35b96557 983 #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */
Kojto 99:dbbf35b96557 984
Kojto 99:dbbf35b96557 985 #define TPI_FIFO1_ITM2_Pos 16 /*!< TPI FIFO1: ITM2 Position */
Kojto 99:dbbf35b96557 986 #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */
Kojto 99:dbbf35b96557 987
Kojto 99:dbbf35b96557 988 #define TPI_FIFO1_ITM1_Pos 8 /*!< TPI FIFO1: ITM1 Position */
Kojto 99:dbbf35b96557 989 #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */
Kojto 99:dbbf35b96557 990
Kojto 99:dbbf35b96557 991 #define TPI_FIFO1_ITM0_Pos 0 /*!< TPI FIFO1: ITM0 Position */
Kojto 99:dbbf35b96557 992 #define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /*!< TPI FIFO1: ITM0 Mask */
Kojto 99:dbbf35b96557 993
Kojto 99:dbbf35b96557 994 /* TPI ITATBCTR0 Register Definitions */
Kojto 99:dbbf35b96557 995 #define TPI_ITATBCTR0_ATREADY_Pos 0 /*!< TPI ITATBCTR0: ATREADY Position */
Kojto 99:dbbf35b96557 996 #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /*!< TPI ITATBCTR0: ATREADY Mask */
Kojto 99:dbbf35b96557 997
Kojto 99:dbbf35b96557 998 /* TPI Integration Mode Control Register Definitions */
Kojto 99:dbbf35b96557 999 #define TPI_ITCTRL_Mode_Pos 0 /*!< TPI ITCTRL: Mode Position */
Kojto 99:dbbf35b96557 1000 #define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /*!< TPI ITCTRL: Mode Mask */
Kojto 99:dbbf35b96557 1001
Kojto 99:dbbf35b96557 1002 /* TPI DEVID Register Definitions */
Kojto 99:dbbf35b96557 1003 #define TPI_DEVID_NRZVALID_Pos 11 /*!< TPI DEVID: NRZVALID Position */
Kojto 99:dbbf35b96557 1004 #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */
Kojto 99:dbbf35b96557 1005
Kojto 99:dbbf35b96557 1006 #define TPI_DEVID_MANCVALID_Pos 10 /*!< TPI DEVID: MANCVALID Position */
Kojto 99:dbbf35b96557 1007 #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */
Kojto 99:dbbf35b96557 1008
Kojto 99:dbbf35b96557 1009 #define TPI_DEVID_PTINVALID_Pos 9 /*!< TPI DEVID: PTINVALID Position */
Kojto 99:dbbf35b96557 1010 #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */
Kojto 99:dbbf35b96557 1011
Kojto 99:dbbf35b96557 1012 #define TPI_DEVID_MinBufSz_Pos 6 /*!< TPI DEVID: MinBufSz Position */
Kojto 99:dbbf35b96557 1013 #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */
Kojto 99:dbbf35b96557 1014
Kojto 99:dbbf35b96557 1015 #define TPI_DEVID_AsynClkIn_Pos 5 /*!< TPI DEVID: AsynClkIn Position */
Kojto 99:dbbf35b96557 1016 #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */
Kojto 99:dbbf35b96557 1017
Kojto 99:dbbf35b96557 1018 #define TPI_DEVID_NrTraceInput_Pos 0 /*!< TPI DEVID: NrTraceInput Position */
Kojto 99:dbbf35b96557 1019 #define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /*!< TPI DEVID: NrTraceInput Mask */
Kojto 99:dbbf35b96557 1020
Kojto 99:dbbf35b96557 1021 /* TPI DEVTYPE Register Definitions */
Kojto 99:dbbf35b96557 1022 #define TPI_DEVTYPE_SubType_Pos 0 /*!< TPI DEVTYPE: SubType Position */
Kojto 99:dbbf35b96557 1023 #define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /*!< TPI DEVTYPE: SubType Mask */
Kojto 99:dbbf35b96557 1024
Kojto 99:dbbf35b96557 1025 #define TPI_DEVTYPE_MajorType_Pos 4 /*!< TPI DEVTYPE: MajorType Position */
Kojto 99:dbbf35b96557 1026 #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */
Kojto 99:dbbf35b96557 1027
Kojto 99:dbbf35b96557 1028 /*@}*/ /* end of group CMSIS_TPI */
Kojto 99:dbbf35b96557 1029
Kojto 99:dbbf35b96557 1030
Kojto 99:dbbf35b96557 1031 #if (__MPU_PRESENT == 1)
Kojto 99:dbbf35b96557 1032 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 1033 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
Kojto 99:dbbf35b96557 1034 \brief Type definitions for the Memory Protection Unit (MPU)
Kojto 99:dbbf35b96557 1035 @{
Kojto 99:dbbf35b96557 1036 */
Kojto 99:dbbf35b96557 1037
Kojto 99:dbbf35b96557 1038 /** \brief Structure type to access the Memory Protection Unit (MPU).
Kojto 99:dbbf35b96557 1039 */
Kojto 99:dbbf35b96557 1040 typedef struct
Kojto 99:dbbf35b96557 1041 {
Kojto 99:dbbf35b96557 1042 __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
Kojto 99:dbbf35b96557 1043 __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
Kojto 99:dbbf35b96557 1044 __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
Kojto 99:dbbf35b96557 1045 __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
Kojto 99:dbbf35b96557 1046 __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
Kojto 99:dbbf35b96557 1047 __IO uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */
Kojto 99:dbbf35b96557 1048 __IO uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */
Kojto 99:dbbf35b96557 1049 __IO uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */
Kojto 99:dbbf35b96557 1050 __IO uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */
Kojto 99:dbbf35b96557 1051 __IO uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */
Kojto 99:dbbf35b96557 1052 __IO uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */
Kojto 99:dbbf35b96557 1053 } MPU_Type;
Kojto 99:dbbf35b96557 1054
Kojto 99:dbbf35b96557 1055 /* MPU Type Register */
Kojto 99:dbbf35b96557 1056 #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */
Kojto 99:dbbf35b96557 1057 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
Kojto 99:dbbf35b96557 1058
Kojto 99:dbbf35b96557 1059 #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */
Kojto 99:dbbf35b96557 1060 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
Kojto 99:dbbf35b96557 1061
Kojto 99:dbbf35b96557 1062 #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */
Kojto 99:dbbf35b96557 1063 #define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */
Kojto 99:dbbf35b96557 1064
Kojto 99:dbbf35b96557 1065 /* MPU Control Register */
Kojto 99:dbbf35b96557 1066 #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */
Kojto 99:dbbf35b96557 1067 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
Kojto 99:dbbf35b96557 1068
Kojto 99:dbbf35b96557 1069 #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */
Kojto 99:dbbf35b96557 1070 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
Kojto 99:dbbf35b96557 1071
Kojto 99:dbbf35b96557 1072 #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */
Kojto 99:dbbf35b96557 1073 #define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */
Kojto 99:dbbf35b96557 1074
Kojto 99:dbbf35b96557 1075 /* MPU Region Number Register */
Kojto 99:dbbf35b96557 1076 #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */
Kojto 99:dbbf35b96557 1077 #define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */
Kojto 99:dbbf35b96557 1078
Kojto 99:dbbf35b96557 1079 /* MPU Region Base Address Register */
Kojto 99:dbbf35b96557 1080 #define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */
Kojto 99:dbbf35b96557 1081 #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
Kojto 99:dbbf35b96557 1082
Kojto 99:dbbf35b96557 1083 #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */
Kojto 99:dbbf35b96557 1084 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
Kojto 99:dbbf35b96557 1085
Kojto 99:dbbf35b96557 1086 #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */
Kojto 99:dbbf35b96557 1087 #define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */
Kojto 99:dbbf35b96557 1088
Kojto 99:dbbf35b96557 1089 /* MPU Region Attribute and Size Register */
Kojto 99:dbbf35b96557 1090 #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */
Kojto 99:dbbf35b96557 1091 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
Kojto 99:dbbf35b96557 1092
Kojto 99:dbbf35b96557 1093 #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */
Kojto 99:dbbf35b96557 1094 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
Kojto 99:dbbf35b96557 1095
Kojto 99:dbbf35b96557 1096 #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */
Kojto 99:dbbf35b96557 1097 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
Kojto 99:dbbf35b96557 1098
Kojto 99:dbbf35b96557 1099 #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */
Kojto 99:dbbf35b96557 1100 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
Kojto 99:dbbf35b96557 1101
Kojto 99:dbbf35b96557 1102 #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */
Kojto 99:dbbf35b96557 1103 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
Kojto 99:dbbf35b96557 1104
Kojto 99:dbbf35b96557 1105 #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */
Kojto 99:dbbf35b96557 1106 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
Kojto 99:dbbf35b96557 1107
Kojto 99:dbbf35b96557 1108 #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */
Kojto 99:dbbf35b96557 1109 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
Kojto 99:dbbf35b96557 1110
Kojto 99:dbbf35b96557 1111 #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */
Kojto 99:dbbf35b96557 1112 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
Kojto 99:dbbf35b96557 1113
Kojto 99:dbbf35b96557 1114 #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */
Kojto 99:dbbf35b96557 1115 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
Kojto 99:dbbf35b96557 1116
Kojto 99:dbbf35b96557 1117 #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */
Kojto 99:dbbf35b96557 1118 #define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /*!< MPU RASR: Region enable bit Disable Mask */
Kojto 99:dbbf35b96557 1119
Kojto 99:dbbf35b96557 1120 /*@} end of group CMSIS_MPU */
Kojto 99:dbbf35b96557 1121 #endif
Kojto 99:dbbf35b96557 1122
Kojto 99:dbbf35b96557 1123
Kojto 99:dbbf35b96557 1124 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 1125 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
Kojto 99:dbbf35b96557 1126 \brief Type definitions for the Core Debug Registers
Kojto 99:dbbf35b96557 1127 @{
Kojto 99:dbbf35b96557 1128 */
Kojto 99:dbbf35b96557 1129
Kojto 99:dbbf35b96557 1130 /** \brief Structure type to access the Core Debug Register (CoreDebug).
Kojto 99:dbbf35b96557 1131 */
Kojto 99:dbbf35b96557 1132 typedef struct
Kojto 99:dbbf35b96557 1133 {
Kojto 99:dbbf35b96557 1134 __IO uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */
Kojto 99:dbbf35b96557 1135 __O uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */
Kojto 99:dbbf35b96557 1136 __IO uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */
Kojto 99:dbbf35b96557 1137 __IO uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */
Kojto 99:dbbf35b96557 1138 } CoreDebug_Type;
Kojto 99:dbbf35b96557 1139
Kojto 99:dbbf35b96557 1140 /* Debug Halting Control and Status Register */
Kojto 99:dbbf35b96557 1141 #define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */
Kojto 99:dbbf35b96557 1142 #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
Kojto 99:dbbf35b96557 1143
Kojto 99:dbbf35b96557 1144 #define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */
Kojto 99:dbbf35b96557 1145 #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */
Kojto 99:dbbf35b96557 1146
Kojto 99:dbbf35b96557 1147 #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
Kojto 99:dbbf35b96557 1148 #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
Kojto 99:dbbf35b96557 1149
Kojto 99:dbbf35b96557 1150 #define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */
Kojto 99:dbbf35b96557 1151 #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */
Kojto 99:dbbf35b96557 1152
Kojto 99:dbbf35b96557 1153 #define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */
Kojto 99:dbbf35b96557 1154 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */
Kojto 99:dbbf35b96557 1155
Kojto 99:dbbf35b96557 1156 #define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */
Kojto 99:dbbf35b96557 1157 #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */
Kojto 99:dbbf35b96557 1158
Kojto 99:dbbf35b96557 1159 #define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */
Kojto 99:dbbf35b96557 1160 #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */
Kojto 99:dbbf35b96557 1161
Kojto 99:dbbf35b96557 1162 #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
Kojto 99:dbbf35b96557 1163 #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
Kojto 99:dbbf35b96557 1164
Kojto 99:dbbf35b96557 1165 #define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */
Kojto 99:dbbf35b96557 1166 #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */
Kojto 99:dbbf35b96557 1167
Kojto 99:dbbf35b96557 1168 #define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */
Kojto 99:dbbf35b96557 1169 #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */
Kojto 99:dbbf35b96557 1170
Kojto 99:dbbf35b96557 1171 #define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */
Kojto 99:dbbf35b96557 1172 #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */
Kojto 99:dbbf35b96557 1173
Kojto 99:dbbf35b96557 1174 #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */
Kojto 99:dbbf35b96557 1175 #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
Kojto 99:dbbf35b96557 1176
Kojto 99:dbbf35b96557 1177 /* Debug Core Register Selector Register */
Kojto 99:dbbf35b96557 1178 #define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */
Kojto 99:dbbf35b96557 1179 #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */
Kojto 99:dbbf35b96557 1180
Kojto 99:dbbf35b96557 1181 #define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */
Kojto 99:dbbf35b96557 1182 #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */
Kojto 99:dbbf35b96557 1183
Kojto 99:dbbf35b96557 1184 /* Debug Exception and Monitor Control Register */
Kojto 99:dbbf35b96557 1185 #define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */
Kojto 99:dbbf35b96557 1186 #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */
Kojto 99:dbbf35b96557 1187
Kojto 99:dbbf35b96557 1188 #define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */
Kojto 99:dbbf35b96557 1189 #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */
Kojto 99:dbbf35b96557 1190
Kojto 99:dbbf35b96557 1191 #define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */
Kojto 99:dbbf35b96557 1192 #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */
Kojto 99:dbbf35b96557 1193
Kojto 99:dbbf35b96557 1194 #define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */
Kojto 99:dbbf35b96557 1195 #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */
Kojto 99:dbbf35b96557 1196
Kojto 99:dbbf35b96557 1197 #define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */
Kojto 99:dbbf35b96557 1198 #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */
Kojto 99:dbbf35b96557 1199
Kojto 99:dbbf35b96557 1200 #define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */
Kojto 99:dbbf35b96557 1201 #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */
Kojto 99:dbbf35b96557 1202
Kojto 99:dbbf35b96557 1203 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */
Kojto 99:dbbf35b96557 1204 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */
Kojto 99:dbbf35b96557 1205
Kojto 99:dbbf35b96557 1206 #define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */
Kojto 99:dbbf35b96557 1207 #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */
Kojto 99:dbbf35b96557 1208
Kojto 99:dbbf35b96557 1209 #define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */
Kojto 99:dbbf35b96557 1210 #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */
Kojto 99:dbbf35b96557 1211
Kojto 99:dbbf35b96557 1212 #define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */
Kojto 99:dbbf35b96557 1213 #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */
Kojto 99:dbbf35b96557 1214
Kojto 99:dbbf35b96557 1215 #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */
Kojto 99:dbbf35b96557 1216 #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
Kojto 99:dbbf35b96557 1217
Kojto 99:dbbf35b96557 1218 #define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */
Kojto 99:dbbf35b96557 1219 #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */
Kojto 99:dbbf35b96557 1220
Kojto 99:dbbf35b96557 1221 #define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */
Kojto 99:dbbf35b96557 1222 #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
Kojto 99:dbbf35b96557 1223
Kojto 99:dbbf35b96557 1224 /*@} end of group CMSIS_CoreDebug */
Kojto 99:dbbf35b96557 1225
Kojto 99:dbbf35b96557 1226
Kojto 99:dbbf35b96557 1227 /** \ingroup CMSIS_core_register
Kojto 99:dbbf35b96557 1228 \defgroup CMSIS_core_base Core Definitions
Kojto 99:dbbf35b96557 1229 \brief Definitions for base addresses, unions, and structures.
Kojto 99:dbbf35b96557 1230 @{
Kojto 99:dbbf35b96557 1231 */
Kojto 99:dbbf35b96557 1232
Kojto 99:dbbf35b96557 1233 /* Memory mapping of Cortex-M3 Hardware */
Kojto 99:dbbf35b96557 1234 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
Kojto 99:dbbf35b96557 1235 #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */
Kojto 99:dbbf35b96557 1236 #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */
Kojto 99:dbbf35b96557 1237 #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */
Kojto 99:dbbf35b96557 1238 #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */
Kojto 99:dbbf35b96557 1239 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
Kojto 99:dbbf35b96557 1240 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
Kojto 99:dbbf35b96557 1241 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
Kojto 99:dbbf35b96557 1242
Kojto 99:dbbf35b96557 1243 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
Kojto 99:dbbf35b96557 1244 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
Kojto 99:dbbf35b96557 1245 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
Kojto 99:dbbf35b96557 1246 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
Kojto 99:dbbf35b96557 1247 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */
Kojto 99:dbbf35b96557 1248 #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */
Kojto 99:dbbf35b96557 1249 #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */
Kojto 99:dbbf35b96557 1250 #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */
Kojto 99:dbbf35b96557 1251
Kojto 99:dbbf35b96557 1252 #if (__MPU_PRESENT == 1)
Kojto 99:dbbf35b96557 1253 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
Kojto 99:dbbf35b96557 1254 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
Kojto 99:dbbf35b96557 1255 #endif
Kojto 99:dbbf35b96557 1256
Kojto 99:dbbf35b96557 1257 /*@} */
Kojto 99:dbbf35b96557 1258
Kojto 99:dbbf35b96557 1259
Kojto 99:dbbf35b96557 1260
Kojto 99:dbbf35b96557 1261 /*******************************************************************************
Kojto 99:dbbf35b96557 1262 * Hardware Abstraction Layer
Kojto 99:dbbf35b96557 1263 Core Function Interface contains:
Kojto 99:dbbf35b96557 1264 - Core NVIC Functions
Kojto 99:dbbf35b96557 1265 - Core SysTick Functions
Kojto 99:dbbf35b96557 1266 - Core Debug Functions
Kojto 99:dbbf35b96557 1267 - Core Register Access Functions
Kojto 99:dbbf35b96557 1268 ******************************************************************************/
Kojto 99:dbbf35b96557 1269 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
Kojto 99:dbbf35b96557 1270 */
Kojto 99:dbbf35b96557 1271
Kojto 99:dbbf35b96557 1272
Kojto 99:dbbf35b96557 1273
Kojto 99:dbbf35b96557 1274 /* ########################## NVIC functions #################################### */
Kojto 99:dbbf35b96557 1275 /** \ingroup CMSIS_Core_FunctionInterface
Kojto 99:dbbf35b96557 1276 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
Kojto 99:dbbf35b96557 1277 \brief Functions that manage interrupts and exceptions via the NVIC.
Kojto 99:dbbf35b96557 1278 @{
Kojto 99:dbbf35b96557 1279 */
Kojto 99:dbbf35b96557 1280
Kojto 99:dbbf35b96557 1281 /** \brief Set Priority Grouping
Kojto 99:dbbf35b96557 1282
Kojto 99:dbbf35b96557 1283 The function sets the priority grouping field using the required unlock sequence.
Kojto 99:dbbf35b96557 1284 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
Kojto 99:dbbf35b96557 1285 Only values from 0..7 are used.
Kojto 99:dbbf35b96557 1286 In case of a conflict between priority grouping and available
Kojto 99:dbbf35b96557 1287 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
Kojto 99:dbbf35b96557 1288
Kojto 99:dbbf35b96557 1289 \param [in] PriorityGroup Priority grouping field.
Kojto 99:dbbf35b96557 1290 */
Kojto 99:dbbf35b96557 1291 __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Kojto 99:dbbf35b96557 1292 {
Kojto 99:dbbf35b96557 1293 uint32_t reg_value;
Kojto 99:dbbf35b96557 1294 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
Kojto 99:dbbf35b96557 1295
Kojto 99:dbbf35b96557 1296 reg_value = SCB->AIRCR; /* read old register configuration */
Kojto 99:dbbf35b96557 1297 reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
Kojto 99:dbbf35b96557 1298 reg_value = (reg_value |
Kojto 99:dbbf35b96557 1299 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
Kojto 99:dbbf35b96557 1300 (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
Kojto 99:dbbf35b96557 1301 SCB->AIRCR = reg_value;
Kojto 99:dbbf35b96557 1302 }
Kojto 99:dbbf35b96557 1303
Kojto 99:dbbf35b96557 1304
Kojto 99:dbbf35b96557 1305 /** \brief Get Priority Grouping
Kojto 99:dbbf35b96557 1306
Kojto 99:dbbf35b96557 1307 The function reads the priority grouping field from the NVIC Interrupt Controller.
Kojto 99:dbbf35b96557 1308
Kojto 99:dbbf35b96557 1309 \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
Kojto 99:dbbf35b96557 1310 */
Kojto 99:dbbf35b96557 1311 __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Kojto 99:dbbf35b96557 1312 {
Kojto 99:dbbf35b96557 1313 return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
Kojto 99:dbbf35b96557 1314 }
Kojto 99:dbbf35b96557 1315
Kojto 99:dbbf35b96557 1316
Kojto 99:dbbf35b96557 1317 /** \brief Enable External Interrupt
Kojto 99:dbbf35b96557 1318
Kojto 99:dbbf35b96557 1319 The function enables a device-specific interrupt in the NVIC interrupt controller.
Kojto 99:dbbf35b96557 1320
Kojto 99:dbbf35b96557 1321 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 99:dbbf35b96557 1322 */
Kojto 99:dbbf35b96557 1323 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1324 {
Kojto 99:dbbf35b96557 1325 NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
Kojto 99:dbbf35b96557 1326 }
Kojto 99:dbbf35b96557 1327
Kojto 99:dbbf35b96557 1328
Kojto 99:dbbf35b96557 1329 /** \brief Disable External Interrupt
Kojto 99:dbbf35b96557 1330
Kojto 99:dbbf35b96557 1331 The function disables a device-specific interrupt in the NVIC interrupt controller.
Kojto 99:dbbf35b96557 1332
Kojto 99:dbbf35b96557 1333 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 99:dbbf35b96557 1334 */
Kojto 99:dbbf35b96557 1335 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1336 {
Kojto 99:dbbf35b96557 1337 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
Kojto 99:dbbf35b96557 1338 }
Kojto 99:dbbf35b96557 1339
Kojto 99:dbbf35b96557 1340
Kojto 99:dbbf35b96557 1341 /** \brief Get Pending Interrupt
Kojto 99:dbbf35b96557 1342
Kojto 99:dbbf35b96557 1343 The function reads the pending register in the NVIC and returns the pending bit
Kojto 99:dbbf35b96557 1344 for the specified interrupt.
Kojto 99:dbbf35b96557 1345
Kojto 99:dbbf35b96557 1346 \param [in] IRQn Interrupt number.
Kojto 99:dbbf35b96557 1347
Kojto 99:dbbf35b96557 1348 \return 0 Interrupt status is not pending.
Kojto 99:dbbf35b96557 1349 \return 1 Interrupt status is pending.
Kojto 99:dbbf35b96557 1350 */
Kojto 99:dbbf35b96557 1351 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1352 {
Kojto 99:dbbf35b96557 1353 return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
Kojto 99:dbbf35b96557 1354 }
Kojto 99:dbbf35b96557 1355
Kojto 99:dbbf35b96557 1356
Kojto 99:dbbf35b96557 1357 /** \brief Set Pending Interrupt
Kojto 99:dbbf35b96557 1358
Kojto 99:dbbf35b96557 1359 The function sets the pending bit of an external interrupt.
Kojto 99:dbbf35b96557 1360
Kojto 99:dbbf35b96557 1361 \param [in] IRQn Interrupt number. Value cannot be negative.
Kojto 99:dbbf35b96557 1362 */
Kojto 99:dbbf35b96557 1363 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1364 {
Kojto 99:dbbf35b96557 1365 NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
Kojto 99:dbbf35b96557 1366 }
Kojto 99:dbbf35b96557 1367
Kojto 99:dbbf35b96557 1368
Kojto 99:dbbf35b96557 1369 /** \brief Clear Pending Interrupt
Kojto 99:dbbf35b96557 1370
Kojto 99:dbbf35b96557 1371 The function clears the pending bit of an external interrupt.
Kojto 99:dbbf35b96557 1372
Kojto 99:dbbf35b96557 1373 \param [in] IRQn External interrupt number. Value cannot be negative.
Kojto 99:dbbf35b96557 1374 */
Kojto 99:dbbf35b96557 1375 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1376 {
Kojto 99:dbbf35b96557 1377 NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
Kojto 99:dbbf35b96557 1378 }
Kojto 99:dbbf35b96557 1379
Kojto 99:dbbf35b96557 1380
Kojto 99:dbbf35b96557 1381 /** \brief Get Active Interrupt
Kojto 99:dbbf35b96557 1382
Kojto 99:dbbf35b96557 1383 The function reads the active register in NVIC and returns the active bit.
Kojto 99:dbbf35b96557 1384
Kojto 99:dbbf35b96557 1385 \param [in] IRQn Interrupt number.
Kojto 99:dbbf35b96557 1386
Kojto 99:dbbf35b96557 1387 \return 0 Interrupt status is not active.
Kojto 99:dbbf35b96557 1388 \return 1 Interrupt status is active.
Kojto 99:dbbf35b96557 1389 */
Kojto 99:dbbf35b96557 1390 __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1391 {
Kojto 99:dbbf35b96557 1392 return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
Kojto 99:dbbf35b96557 1393 }
Kojto 99:dbbf35b96557 1394
Kojto 99:dbbf35b96557 1395
Kojto 99:dbbf35b96557 1396 /** \brief Set Interrupt Priority
Kojto 99:dbbf35b96557 1397
Kojto 99:dbbf35b96557 1398 The function sets the priority of an interrupt.
Kojto 99:dbbf35b96557 1399
Kojto 99:dbbf35b96557 1400 \note The priority cannot be set for every core interrupt.
Kojto 99:dbbf35b96557 1401
Kojto 99:dbbf35b96557 1402 \param [in] IRQn Interrupt number.
Kojto 99:dbbf35b96557 1403 \param [in] priority Priority to set.
Kojto 99:dbbf35b96557 1404 */
Kojto 99:dbbf35b96557 1405 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Kojto 99:dbbf35b96557 1406 {
Kojto 99:dbbf35b96557 1407 if(IRQn < 0) {
Kojto 99:dbbf35b96557 1408 SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
Kojto 99:dbbf35b96557 1409 else {
Kojto 99:dbbf35b96557 1410 NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
Kojto 99:dbbf35b96557 1411 }
Kojto 99:dbbf35b96557 1412
Kojto 99:dbbf35b96557 1413
Kojto 99:dbbf35b96557 1414 /** \brief Get Interrupt Priority
Kojto 99:dbbf35b96557 1415
Kojto 99:dbbf35b96557 1416 The function reads the priority of an interrupt. The interrupt
Kojto 99:dbbf35b96557 1417 number can be positive to specify an external (device specific)
Kojto 99:dbbf35b96557 1418 interrupt, or negative to specify an internal (core) interrupt.
Kojto 99:dbbf35b96557 1419
Kojto 99:dbbf35b96557 1420
Kojto 99:dbbf35b96557 1421 \param [in] IRQn Interrupt number.
Kojto 99:dbbf35b96557 1422 \return Interrupt Priority. Value is aligned automatically to the implemented
Kojto 99:dbbf35b96557 1423 priority bits of the microcontroller.
Kojto 99:dbbf35b96557 1424 */
Kojto 99:dbbf35b96557 1425 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Kojto 99:dbbf35b96557 1426 {
Kojto 99:dbbf35b96557 1427
Kojto 99:dbbf35b96557 1428 if(IRQn < 0) {
Kojto 99:dbbf35b96557 1429 return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
Kojto 99:dbbf35b96557 1430 else {
Kojto 99:dbbf35b96557 1431 return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
Kojto 99:dbbf35b96557 1432 }
Kojto 99:dbbf35b96557 1433
Kojto 99:dbbf35b96557 1434
Kojto 99:dbbf35b96557 1435 /** \brief Encode Priority
Kojto 99:dbbf35b96557 1436
Kojto 99:dbbf35b96557 1437 The function encodes the priority for an interrupt with the given priority group,
Kojto 99:dbbf35b96557 1438 preemptive priority value, and subpriority value.
Kojto 99:dbbf35b96557 1439 In case of a conflict between priority grouping and available
Kojto 99:dbbf35b96557 1440 priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
Kojto 99:dbbf35b96557 1441
Kojto 99:dbbf35b96557 1442 \param [in] PriorityGroup Used priority group.
Kojto 99:dbbf35b96557 1443 \param [in] PreemptPriority Preemptive priority value (starting from 0).
Kojto 99:dbbf35b96557 1444 \param [in] SubPriority Subpriority value (starting from 0).
Kojto 99:dbbf35b96557 1445 \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
Kojto 99:dbbf35b96557 1446 */
Kojto 99:dbbf35b96557 1447 __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Kojto 99:dbbf35b96557 1448 {
Kojto 99:dbbf35b96557 1449 uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Kojto 99:dbbf35b96557 1450 uint32_t PreemptPriorityBits;
Kojto 99:dbbf35b96557 1451 uint32_t SubPriorityBits;
Kojto 99:dbbf35b96557 1452
Kojto 99:dbbf35b96557 1453 PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Kojto 99:dbbf35b96557 1454 SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Kojto 99:dbbf35b96557 1455
Kojto 99:dbbf35b96557 1456 return (
Kojto 99:dbbf35b96557 1457 ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
Kojto 99:dbbf35b96557 1458 ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
Kojto 99:dbbf35b96557 1459 );
Kojto 99:dbbf35b96557 1460 }
Kojto 99:dbbf35b96557 1461
Kojto 99:dbbf35b96557 1462
Kojto 99:dbbf35b96557 1463 /** \brief Decode Priority
Kojto 99:dbbf35b96557 1464
Kojto 99:dbbf35b96557 1465 The function decodes an interrupt priority value with a given priority group to
Kojto 99:dbbf35b96557 1466 preemptive priority value and subpriority value.
Kojto 99:dbbf35b96557 1467 In case of a conflict between priority grouping and available
Kojto 99:dbbf35b96557 1468 priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
Kojto 99:dbbf35b96557 1469
Kojto 99:dbbf35b96557 1470 \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
Kojto 99:dbbf35b96557 1471 \param [in] PriorityGroup Used priority group.
Kojto 99:dbbf35b96557 1472 \param [out] pPreemptPriority Preemptive priority value (starting from 0).
Kojto 99:dbbf35b96557 1473 \param [out] pSubPriority Subpriority value (starting from 0).
Kojto 99:dbbf35b96557 1474 */
Kojto 99:dbbf35b96557 1475 __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
Kojto 99:dbbf35b96557 1476 {
Kojto 99:dbbf35b96557 1477 uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Kojto 99:dbbf35b96557 1478 uint32_t PreemptPriorityBits;
Kojto 99:dbbf35b96557 1479 uint32_t SubPriorityBits;
Kojto 99:dbbf35b96557 1480
Kojto 99:dbbf35b96557 1481 PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Kojto 99:dbbf35b96557 1482 SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Kojto 99:dbbf35b96557 1483
Kojto 99:dbbf35b96557 1484 *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
Kojto 99:dbbf35b96557 1485 *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
Kojto 99:dbbf35b96557 1486 }
Kojto 99:dbbf35b96557 1487
Kojto 99:dbbf35b96557 1488
Kojto 99:dbbf35b96557 1489 /** \brief System Reset
Kojto 99:dbbf35b96557 1490
Kojto 99:dbbf35b96557 1491 The function initiates a system reset request to reset the MCU.
Kojto 99:dbbf35b96557 1492 */
Kojto 99:dbbf35b96557 1493 __STATIC_INLINE void NVIC_SystemReset(void)
Kojto 99:dbbf35b96557 1494 {
Kojto 99:dbbf35b96557 1495 __DSB(); /* Ensure all outstanding memory accesses included
Kojto 99:dbbf35b96557 1496 buffered write are completed before reset */
Kojto 99:dbbf35b96557 1497 SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
Kojto 99:dbbf35b96557 1498 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
Kojto 99:dbbf35b96557 1499 SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
Kojto 99:dbbf35b96557 1500 __DSB(); /* Ensure completion of memory access */
Kojto 99:dbbf35b96557 1501 while(1); /* wait until reset */
Kojto 99:dbbf35b96557 1502 }
Kojto 99:dbbf35b96557 1503
Kojto 99:dbbf35b96557 1504 /*@} end of CMSIS_Core_NVICFunctions */
Kojto 99:dbbf35b96557 1505
Kojto 99:dbbf35b96557 1506
Kojto 99:dbbf35b96557 1507
Kojto 99:dbbf35b96557 1508 /* ################################## SysTick function ############################################ */
Kojto 99:dbbf35b96557 1509 /** \ingroup CMSIS_Core_FunctionInterface
Kojto 99:dbbf35b96557 1510 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
Kojto 99:dbbf35b96557 1511 \brief Functions that configure the System.
Kojto 99:dbbf35b96557 1512 @{
Kojto 99:dbbf35b96557 1513 */
Kojto 99:dbbf35b96557 1514
Kojto 99:dbbf35b96557 1515 #if (__Vendor_SysTickConfig == 0)
Kojto 99:dbbf35b96557 1516
Kojto 99:dbbf35b96557 1517 /** \brief System Tick Configuration
Kojto 99:dbbf35b96557 1518
Kojto 99:dbbf35b96557 1519 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
Kojto 99:dbbf35b96557 1520 Counter is in free running mode to generate periodic interrupts.
Kojto 99:dbbf35b96557 1521
Kojto 99:dbbf35b96557 1522 \param [in] ticks Number of ticks between two interrupts.
Kojto 99:dbbf35b96557 1523
Kojto 99:dbbf35b96557 1524 \return 0 Function succeeded.
Kojto 99:dbbf35b96557 1525 \return 1 Function failed.
Kojto 99:dbbf35b96557 1526
Kojto 99:dbbf35b96557 1527 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
Kojto 99:dbbf35b96557 1528 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
Kojto 99:dbbf35b96557 1529 must contain a vendor-specific implementation of this function.
Kojto 99:dbbf35b96557 1530
Kojto 99:dbbf35b96557 1531 */
Kojto 99:dbbf35b96557 1532 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Kojto 99:dbbf35b96557 1533 {
Kojto 99:dbbf35b96557 1534 if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
Kojto 99:dbbf35b96557 1535
Kojto 99:dbbf35b96557 1536 SysTick->LOAD = ticks - 1; /* set reload register */
Kojto 99:dbbf35b96557 1537 NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
Kojto 99:dbbf35b96557 1538 SysTick->VAL = 0; /* Load the SysTick Counter Value */
Kojto 99:dbbf35b96557 1539 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
Kojto 99:dbbf35b96557 1540 SysTick_CTRL_TICKINT_Msk |
Kojto 99:dbbf35b96557 1541 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
Kojto 99:dbbf35b96557 1542 return (0); /* Function successful */
Kojto 99:dbbf35b96557 1543 }
Kojto 99:dbbf35b96557 1544
Kojto 99:dbbf35b96557 1545 #endif
Kojto 99:dbbf35b96557 1546
Kojto 99:dbbf35b96557 1547 /*@} end of CMSIS_Core_SysTickFunctions */
Kojto 99:dbbf35b96557 1548
Kojto 99:dbbf35b96557 1549
Kojto 99:dbbf35b96557 1550
Kojto 99:dbbf35b96557 1551 /* ##################################### Debug In/Output function ########################################### */
Kojto 99:dbbf35b96557 1552 /** \ingroup CMSIS_Core_FunctionInterface
Kojto 99:dbbf35b96557 1553 \defgroup CMSIS_core_DebugFunctions ITM Functions
Kojto 99:dbbf35b96557 1554 \brief Functions that access the ITM debug interface.
Kojto 99:dbbf35b96557 1555 @{
Kojto 99:dbbf35b96557 1556 */
Kojto 99:dbbf35b96557 1557
Kojto 99:dbbf35b96557 1558 extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */
Kojto 99:dbbf35b96557 1559 #define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
Kojto 99:dbbf35b96557 1560
Kojto 99:dbbf35b96557 1561
Kojto 99:dbbf35b96557 1562 /** \brief ITM Send Character
Kojto 99:dbbf35b96557 1563
Kojto 99:dbbf35b96557 1564 The function transmits a character via the ITM channel 0, and
Kojto 99:dbbf35b96557 1565 \li Just returns when no debugger is connected that has booked the output.
Kojto 99:dbbf35b96557 1566 \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
Kojto 99:dbbf35b96557 1567
Kojto 99:dbbf35b96557 1568 \param [in] ch Character to transmit.
Kojto 99:dbbf35b96557 1569
Kojto 99:dbbf35b96557 1570 \returns Character to transmit.
Kojto 99:dbbf35b96557 1571 */
Kojto 99:dbbf35b96557 1572 __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Kojto 99:dbbf35b96557 1573 {
Kojto 99:dbbf35b96557 1574 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
Kojto 99:dbbf35b96557 1575 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
Kojto 99:dbbf35b96557 1576 {
Kojto 99:dbbf35b96557 1577 while (ITM->PORT[0].u32 == 0);
Kojto 99:dbbf35b96557 1578 ITM->PORT[0].u8 = (uint8_t) ch;
Kojto 99:dbbf35b96557 1579 }
Kojto 99:dbbf35b96557 1580 return (ch);
Kojto 99:dbbf35b96557 1581 }
Kojto 99:dbbf35b96557 1582
Kojto 99:dbbf35b96557 1583
Kojto 99:dbbf35b96557 1584 /** \brief ITM Receive Character
Kojto 99:dbbf35b96557 1585
Kojto 99:dbbf35b96557 1586 The function inputs a character via the external variable \ref ITM_RxBuffer.
Kojto 99:dbbf35b96557 1587
Kojto 99:dbbf35b96557 1588 \return Received character.
Kojto 99:dbbf35b96557 1589 \return -1 No character pending.
Kojto 99:dbbf35b96557 1590 */
Kojto 99:dbbf35b96557 1591 __STATIC_INLINE int32_t ITM_ReceiveChar (void) {
Kojto 99:dbbf35b96557 1592 int32_t ch = -1; /* no character available */
Kojto 99:dbbf35b96557 1593
Kojto 99:dbbf35b96557 1594 if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
Kojto 99:dbbf35b96557 1595 ch = ITM_RxBuffer;
Kojto 99:dbbf35b96557 1596 ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
Kojto 99:dbbf35b96557 1597 }
Kojto 99:dbbf35b96557 1598
Kojto 99:dbbf35b96557 1599 return (ch);
Kojto 99:dbbf35b96557 1600 }
Kojto 99:dbbf35b96557 1601
Kojto 99:dbbf35b96557 1602
Kojto 99:dbbf35b96557 1603 /** \brief ITM Check Character
Kojto 99:dbbf35b96557 1604
Kojto 99:dbbf35b96557 1605 The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
Kojto 99:dbbf35b96557 1606
Kojto 99:dbbf35b96557 1607 \return 0 No character available.
Kojto 99:dbbf35b96557 1608 \return 1 Character available.
Kojto 99:dbbf35b96557 1609 */
Kojto 99:dbbf35b96557 1610 __STATIC_INLINE int32_t ITM_CheckChar (void) {
Kojto 99:dbbf35b96557 1611
Kojto 99:dbbf35b96557 1612 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
Kojto 99:dbbf35b96557 1613 return (0); /* no character available */
Kojto 99:dbbf35b96557 1614 } else {
Kojto 99:dbbf35b96557 1615 return (1); /* character available */
Kojto 99:dbbf35b96557 1616 }
Kojto 99:dbbf35b96557 1617 }
Kojto 99:dbbf35b96557 1618
Kojto 99:dbbf35b96557 1619 /*@} end of CMSIS_core_DebugFunctions */
Kojto 99:dbbf35b96557 1620
Kojto 99:dbbf35b96557 1621 #endif /* __CORE_CM3_H_DEPENDANT */
Kojto 99:dbbf35b96557 1622
Kojto 99:dbbf35b96557 1623 #endif /* __CMSIS_GENERIC */
Kojto 99:dbbf35b96557 1624
Kojto 99:dbbf35b96557 1625 #ifdef __cplusplus
Kojto 99:dbbf35b96557 1626 }
Kojto 99:dbbf35b96557 1627 #endif