mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_DISCO_F334C8/core_cm3.h@100:cbbeb26dbd92, 2015-05-27 (annotated)

Committer:: Kojto
Date:: Wed May 27 08:07:35 2015 +0100
Revision:: 100:cbbeb26dbd92
Child:: 110:165afa46840b

Release 100 of the mbed library



Changes:

 - new  target: DISCOF334C8

 - API: Ticker/Timer bugfix with constness

 - Silabs: RTC, PWM, Serial clocks bufixes

 - Renesas: i2c bugfix

 - Maxim: 326000 - pin definitions for v2, spi freq fix

Who changed what in which revision?

User	Revision	Line number	New contents of line
Kojto	100:cbbeb26dbd92	1	/************************************************************************//
Kojto	100:cbbeb26dbd92	2	* @file core_cm3.h
Kojto	100:cbbeb26dbd92	3	* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
Kojto	100:cbbeb26dbd92	4	* @version V3.20
Kojto	100:cbbeb26dbd92	5	* @date 25. February 2013
Kojto	100:cbbeb26dbd92	6	*
Kojto	100:cbbeb26dbd92	7	* @note
Kojto	100:cbbeb26dbd92	8	*
Kojto	100:cbbeb26dbd92	9	******************************************************************************/
Kojto	100:cbbeb26dbd92	10	/* Copyright (c) 2009 - 2013 ARM LIMITED
Kojto	100:cbbeb26dbd92	11
Kojto	100:cbbeb26dbd92	12	All rights reserved.
Kojto	100:cbbeb26dbd92	13	Redistribution and use in source and binary forms, with or without
Kojto	100:cbbeb26dbd92	14	modification, are permitted provided that the following conditions are met:
Kojto	100:cbbeb26dbd92	15	- Redistributions of source code must retain the above copyright
Kojto	100:cbbeb26dbd92	16	notice, this list of conditions and the following disclaimer.
Kojto	100:cbbeb26dbd92	17	- Redistributions in binary form must reproduce the above copyright
Kojto	100:cbbeb26dbd92	18	notice, this list of conditions and the following disclaimer in the
Kojto	100:cbbeb26dbd92	19	documentation and/or other materials provided with the distribution.
Kojto	100:cbbeb26dbd92	20	- Neither the name of ARM nor the names of its contributors may be used
Kojto	100:cbbeb26dbd92	21	to endorse or promote products derived from this software without
Kojto	100:cbbeb26dbd92	22	specific prior written permission.
Kojto	100:cbbeb26dbd92	23	*
Kojto	100:cbbeb26dbd92	24	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
Kojto	100:cbbeb26dbd92	25	AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
Kojto	100:cbbeb26dbd92	26	IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
Kojto	100:cbbeb26dbd92	27	ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
Kojto	100:cbbeb26dbd92	28	LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
Kojto	100:cbbeb26dbd92	29	CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
Kojto	100:cbbeb26dbd92	30	SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
Kojto	100:cbbeb26dbd92	31	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
Kojto	100:cbbeb26dbd92	32	CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
Kojto	100:cbbeb26dbd92	33	ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
Kojto	100:cbbeb26dbd92	34	POSSIBILITY OF SUCH DAMAGE.
Kojto	100:cbbeb26dbd92	35	---------------------------------------------------------------------------*/
Kojto	100:cbbeb26dbd92	36
Kojto	100:cbbeb26dbd92	37
Kojto	100:cbbeb26dbd92	38	#if defined ( __ICCARM__ )
Kojto	100:cbbeb26dbd92	39	#pragma system_include /* treat file as system include file for MISRA check */
Kojto	100:cbbeb26dbd92	40	#endif
Kojto	100:cbbeb26dbd92	41
Kojto	100:cbbeb26dbd92	42	#ifdef __cplusplus
Kojto	100:cbbeb26dbd92	43	extern "C" {
Kojto	100:cbbeb26dbd92	44	#endif
Kojto	100:cbbeb26dbd92	45
Kojto	100:cbbeb26dbd92	46	#ifndef __CORE_CM3_H_GENERIC
Kojto	100:cbbeb26dbd92	47	#define __CORE_CM3_H_GENERIC
Kojto	100:cbbeb26dbd92	48
Kojto	100:cbbeb26dbd92	49	/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
Kojto	100:cbbeb26dbd92	50	CMSIS violates the following MISRA-C:2004 rules:
Kojto	100:cbbeb26dbd92	51
Kojto	100:cbbeb26dbd92	52	\li Required Rule 8.5, object/function definition in header file.<br>
Kojto	100:cbbeb26dbd92	53	Function definitions in header files are used to allow 'inlining'.
Kojto	100:cbbeb26dbd92	54
Kojto	100:cbbeb26dbd92	55	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Kojto	100:cbbeb26dbd92	56	Unions are used for effective representation of core registers.
Kojto	100:cbbeb26dbd92	57
Kojto	100:cbbeb26dbd92	58	\li Advisory Rule 19.7, Function-like macro defined.<br>
Kojto	100:cbbeb26dbd92	59	Function-like macros are used to allow more efficient code.
Kojto	100:cbbeb26dbd92	60	*/
Kojto	100:cbbeb26dbd92	61
Kojto	100:cbbeb26dbd92	62
Kojto	100:cbbeb26dbd92	63	/*******************************************************************************
Kojto	100:cbbeb26dbd92	64	* CMSIS definitions
Kojto	100:cbbeb26dbd92	65	******************************************************************************/
Kojto	100:cbbeb26dbd92	66	/** \ingroup Cortex_M3
Kojto	100:cbbeb26dbd92	67	@{
Kojto	100:cbbeb26dbd92	68	*/
Kojto	100:cbbeb26dbd92	69
Kojto	100:cbbeb26dbd92	70	/* CMSIS CM3 definitions */
Kojto	100:cbbeb26dbd92	71	#define __CM3_CMSIS_VERSION_MAIN (0x03) /!< [31:16] CMSIS HAL main version /
Kojto	100:cbbeb26dbd92	72	#define __CM3_CMSIS_VERSION_SUB (0x20) /!< [15:0] CMSIS HAL sub version /
Kojto	100:cbbeb26dbd92	73	#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) \| \
Kojto	100:cbbeb26dbd92	74	__CM3_CMSIS_VERSION_SUB ) /!< CMSIS HAL version number /
Kojto	100:cbbeb26dbd92	75
Kojto	100:cbbeb26dbd92	76	#define __CORTEX_M (0x03) /!< Cortex-M Core /
Kojto	100:cbbeb26dbd92	77
Kojto	100:cbbeb26dbd92	78
Kojto	100:cbbeb26dbd92	79	#if defined ( __CC_ARM )
Kojto	100:cbbeb26dbd92	80	#define __ASM __asm /!< asm keyword for ARM Compiler /
Kojto	100:cbbeb26dbd92	81	#define __INLINE __inline /!< inline keyword for ARM Compiler /
Kojto	100:cbbeb26dbd92	82	#define __STATIC_INLINE static __inline
Kojto	100:cbbeb26dbd92	83
Kojto	100:cbbeb26dbd92	84	#elif defined ( __ICCARM__ )
Kojto	100:cbbeb26dbd92	85	#define __ASM __asm /!< asm keyword for IAR Compiler /
Kojto	100:cbbeb26dbd92	86	#define __INLINE inline /!< inline keyword for IAR Compiler. Only available in High optimization mode! /
Kojto	100:cbbeb26dbd92	87	#define __STATIC_INLINE static inline
Kojto	100:cbbeb26dbd92	88
Kojto	100:cbbeb26dbd92	89	#elif defined ( __TMS470__ )
Kojto	100:cbbeb26dbd92	90	#define __ASM __asm /!< asm keyword for TI CCS Compiler /
Kojto	100:cbbeb26dbd92	91	#define __STATIC_INLINE static inline
Kojto	100:cbbeb26dbd92	92
Kojto	100:cbbeb26dbd92	93	#elif defined ( __GNUC__ )
Kojto	100:cbbeb26dbd92	94	#define __ASM __asm /!< asm keyword for GNU Compiler /
Kojto	100:cbbeb26dbd92	95	#define __INLINE inline /!< inline keyword for GNU Compiler /
Kojto	100:cbbeb26dbd92	96	#define __STATIC_INLINE static inline
Kojto	100:cbbeb26dbd92	97
Kojto	100:cbbeb26dbd92	98	#elif defined ( __TASKING__ )
Kojto	100:cbbeb26dbd92	99	#define __ASM __asm /!< asm keyword for TASKING Compiler /
Kojto	100:cbbeb26dbd92	100	#define __INLINE inline /!< inline keyword for TASKING Compiler /
Kojto	100:cbbeb26dbd92	101	#define __STATIC_INLINE static inline
Kojto	100:cbbeb26dbd92	102
Kojto	100:cbbeb26dbd92	103	#endif
Kojto	100:cbbeb26dbd92	104
Kojto	100:cbbeb26dbd92	105	/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
Kojto	100:cbbeb26dbd92	106	*/
Kojto	100:cbbeb26dbd92	107	#define __FPU_USED 0
Kojto	100:cbbeb26dbd92	108
Kojto	100:cbbeb26dbd92	109	#if defined ( __CC_ARM )
Kojto	100:cbbeb26dbd92	110	#if defined __TARGET_FPU_VFP
Kojto	100:cbbeb26dbd92	111	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto	100:cbbeb26dbd92	112	#endif
Kojto	100:cbbeb26dbd92	113
Kojto	100:cbbeb26dbd92	114	#elif defined ( __ICCARM__ )
Kojto	100:cbbeb26dbd92	115	#if defined __ARMVFP__
Kojto	100:cbbeb26dbd92	116	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto	100:cbbeb26dbd92	117	#endif
Kojto	100:cbbeb26dbd92	118
Kojto	100:cbbeb26dbd92	119	#elif defined ( __TMS470__ )
Kojto	100:cbbeb26dbd92	120	#if defined __TI__VFP_SUPPORT____
Kojto	100:cbbeb26dbd92	121	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto	100:cbbeb26dbd92	122	#endif
Kojto	100:cbbeb26dbd92	123
Kojto	100:cbbeb26dbd92	124	#elif defined ( __GNUC__ )
Kojto	100:cbbeb26dbd92	125	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
Kojto	100:cbbeb26dbd92	126	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto	100:cbbeb26dbd92	127	#endif
Kojto	100:cbbeb26dbd92	128
Kojto	100:cbbeb26dbd92	129	#elif defined ( __TASKING__ )
Kojto	100:cbbeb26dbd92	130	#if defined __FPU_VFP__
Kojto	100:cbbeb26dbd92	131	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto	100:cbbeb26dbd92	132	#endif
Kojto	100:cbbeb26dbd92	133	#endif
Kojto	100:cbbeb26dbd92	134
Kojto	100:cbbeb26dbd92	135	#include <stdint.h> /* standard types definitions */
Kojto	100:cbbeb26dbd92	136	#include <core_cmInstr.h> /* Core Instruction Access */
Kojto	100:cbbeb26dbd92	137	#include <core_cmFunc.h> /* Core Function Access */
Kojto	100:cbbeb26dbd92	138
Kojto	100:cbbeb26dbd92	139	#endif /* __CORE_CM3_H_GENERIC */
Kojto	100:cbbeb26dbd92	140
Kojto	100:cbbeb26dbd92	141	#ifndef __CMSIS_GENERIC
Kojto	100:cbbeb26dbd92	142
Kojto	100:cbbeb26dbd92	143	#ifndef __CORE_CM3_H_DEPENDANT
Kojto	100:cbbeb26dbd92	144	#define __CORE_CM3_H_DEPENDANT
Kojto	100:cbbeb26dbd92	145
Kojto	100:cbbeb26dbd92	146	/* check device defines and use defaults */
Kojto	100:cbbeb26dbd92	147	#if defined __CHECK_DEVICE_DEFINES
Kojto	100:cbbeb26dbd92	148	#ifndef __CM3_REV
Kojto	100:cbbeb26dbd92	149	#define __CM3_REV 0x0200
Kojto	100:cbbeb26dbd92	150	#warning "__CM3_REV not defined in device header file; using default!"
Kojto	100:cbbeb26dbd92	151	#endif
Kojto	100:cbbeb26dbd92	152
Kojto	100:cbbeb26dbd92	153	#ifndef __MPU_PRESENT
Kojto	100:cbbeb26dbd92	154	#define __MPU_PRESENT 0
Kojto	100:cbbeb26dbd92	155	#warning "__MPU_PRESENT not defined in device header file; using default!"
Kojto	100:cbbeb26dbd92	156	#endif
Kojto	100:cbbeb26dbd92	157
Kojto	100:cbbeb26dbd92	158	#ifndef __NVIC_PRIO_BITS
Kojto	100:cbbeb26dbd92	159	#define __NVIC_PRIO_BITS 4
Kojto	100:cbbeb26dbd92	160	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
Kojto	100:cbbeb26dbd92	161	#endif
Kojto	100:cbbeb26dbd92	162
Kojto	100:cbbeb26dbd92	163	#ifndef __Vendor_SysTickConfig
Kojto	100:cbbeb26dbd92	164	#define __Vendor_SysTickConfig 0
Kojto	100:cbbeb26dbd92	165	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
Kojto	100:cbbeb26dbd92	166	#endif
Kojto	100:cbbeb26dbd92	167	#endif
Kojto	100:cbbeb26dbd92	168
Kojto	100:cbbeb26dbd92	169	/* IO definitions (access restrictions to peripheral registers) */
Kojto	100:cbbeb26dbd92	170	/**
Kojto	100:cbbeb26dbd92	171	\defgroup CMSIS_glob_defs CMSIS Global Defines
Kojto	100:cbbeb26dbd92	172
Kojto	100:cbbeb26dbd92	173	<strong>IO Type Qualifiers</strong> are used
Kojto	100:cbbeb26dbd92	174	\li to specify the access to peripheral variables.
Kojto	100:cbbeb26dbd92	175	\li for automatic generation of peripheral register debug information.
Kojto	100:cbbeb26dbd92	176	*/
Kojto	100:cbbeb26dbd92	177	#ifdef __cplusplus
Kojto	100:cbbeb26dbd92	178	#define __I volatile /!< Defines 'read only' permissions /
Kojto	100:cbbeb26dbd92	179	#else
Kojto	100:cbbeb26dbd92	180	#define __I volatile const /!< Defines 'read only' permissions /
Kojto	100:cbbeb26dbd92	181	#endif
Kojto	100:cbbeb26dbd92	182	#define __O volatile /!< Defines 'write only' permissions /
Kojto	100:cbbeb26dbd92	183	#define __IO volatile /!< Defines 'read / write' permissions /
Kojto	100:cbbeb26dbd92	184
Kojto	100:cbbeb26dbd92	185	/@} end of group Cortex_M3 /
Kojto	100:cbbeb26dbd92	186
Kojto	100:cbbeb26dbd92	187
Kojto	100:cbbeb26dbd92	188
Kojto	100:cbbeb26dbd92	189	/*******************************************************************************
Kojto	100:cbbeb26dbd92	190	* Register Abstraction
Kojto	100:cbbeb26dbd92	191	Core Register contain:
Kojto	100:cbbeb26dbd92	192	- Core Register
Kojto	100:cbbeb26dbd92	193	- Core NVIC Register
Kojto	100:cbbeb26dbd92	194	- Core SCB Register
Kojto	100:cbbeb26dbd92	195	- Core SysTick Register
Kojto	100:cbbeb26dbd92	196	- Core Debug Register
Kojto	100:cbbeb26dbd92	197	- Core MPU Register
Kojto	100:cbbeb26dbd92	198	******************************************************************************/
Kojto	100:cbbeb26dbd92	199	/** \defgroup CMSIS_core_register Defines and Type Definitions
Kojto	100:cbbeb26dbd92	200	\brief Type definitions and defines for Cortex-M processor based devices.
Kojto	100:cbbeb26dbd92	201	*/
Kojto	100:cbbeb26dbd92	202
Kojto	100:cbbeb26dbd92	203	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	204	\defgroup CMSIS_CORE Status and Control Registers
Kojto	100:cbbeb26dbd92	205	\brief Core Register type definitions.
Kojto	100:cbbeb26dbd92	206	@{
Kojto	100:cbbeb26dbd92	207	*/
Kojto	100:cbbeb26dbd92	208
Kojto	100:cbbeb26dbd92	209	/** \brief Union type to access the Application Program Status Register (APSR).
Kojto	100:cbbeb26dbd92	210	*/
Kojto	100:cbbeb26dbd92	211	typedef union
Kojto	100:cbbeb26dbd92	212	{
Kojto	100:cbbeb26dbd92	213	struct
Kojto	100:cbbeb26dbd92	214	{
Kojto	100:cbbeb26dbd92	215	#if (__CORTEX_M != 0x04)
Kojto	100:cbbeb26dbd92	216	uint32_t _reserved0:27; /!< bit: 0..26 Reserved /
Kojto	100:cbbeb26dbd92	217	#else
Kojto	100:cbbeb26dbd92	218	uint32_t _reserved0:16; /!< bit: 0..15 Reserved /
Kojto	100:cbbeb26dbd92	219	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
Kojto	100:cbbeb26dbd92	220	uint32_t _reserved1:7; /!< bit: 20..26 Reserved /
Kojto	100:cbbeb26dbd92	221	#endif
Kojto	100:cbbeb26dbd92	222	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
Kojto	100:cbbeb26dbd92	223	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
Kojto	100:cbbeb26dbd92	224	uint32_t C:1; /!< bit: 29 Carry condition code flag /
Kojto	100:cbbeb26dbd92	225	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
Kojto	100:cbbeb26dbd92	226	uint32_t N:1; /!< bit: 31 Negative condition code flag /
Kojto	100:cbbeb26dbd92	227	} b; /!< Structure used for bit access /
Kojto	100:cbbeb26dbd92	228	uint32_t w; /!< Type used for word access /
Kojto	100:cbbeb26dbd92	229	} APSR_Type;
Kojto	100:cbbeb26dbd92	230
Kojto	100:cbbeb26dbd92	231
Kojto	100:cbbeb26dbd92	232	/** \brief Union type to access the Interrupt Program Status Register (IPSR).
Kojto	100:cbbeb26dbd92	233	*/
Kojto	100:cbbeb26dbd92	234	typedef union
Kojto	100:cbbeb26dbd92	235	{
Kojto	100:cbbeb26dbd92	236	struct
Kojto	100:cbbeb26dbd92	237	{
Kojto	100:cbbeb26dbd92	238	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
Kojto	100:cbbeb26dbd92	239	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
Kojto	100:cbbeb26dbd92	240	} b; /!< Structure used for bit access /
Kojto	100:cbbeb26dbd92	241	uint32_t w; /!< Type used for word access /
Kojto	100:cbbeb26dbd92	242	} IPSR_Type;
Kojto	100:cbbeb26dbd92	243
Kojto	100:cbbeb26dbd92	244
Kojto	100:cbbeb26dbd92	245	/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
Kojto	100:cbbeb26dbd92	246	*/
Kojto	100:cbbeb26dbd92	247	typedef union
Kojto	100:cbbeb26dbd92	248	{
Kojto	100:cbbeb26dbd92	249	struct
Kojto	100:cbbeb26dbd92	250	{
Kojto	100:cbbeb26dbd92	251	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
Kojto	100:cbbeb26dbd92	252	#if (__CORTEX_M != 0x04)
Kojto	100:cbbeb26dbd92	253	uint32_t _reserved0:15; /!< bit: 9..23 Reserved /
Kojto	100:cbbeb26dbd92	254	#else
Kojto	100:cbbeb26dbd92	255	uint32_t _reserved0:7; /!< bit: 9..15 Reserved /
Kojto	100:cbbeb26dbd92	256	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
Kojto	100:cbbeb26dbd92	257	uint32_t _reserved1:4; /!< bit: 20..23 Reserved /
Kojto	100:cbbeb26dbd92	258	#endif
Kojto	100:cbbeb26dbd92	259	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
Kojto	100:cbbeb26dbd92	260	uint32_t IT:2; /!< bit: 25..26 saved IT state (read 0) /
Kojto	100:cbbeb26dbd92	261	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
Kojto	100:cbbeb26dbd92	262	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
Kojto	100:cbbeb26dbd92	263	uint32_t C:1; /!< bit: 29 Carry condition code flag /
Kojto	100:cbbeb26dbd92	264	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
Kojto	100:cbbeb26dbd92	265	uint32_t N:1; /!< bit: 31 Negative condition code flag /
Kojto	100:cbbeb26dbd92	266	} b; /!< Structure used for bit access /
Kojto	100:cbbeb26dbd92	267	uint32_t w; /!< Type used for word access /
Kojto	100:cbbeb26dbd92	268	} xPSR_Type;
Kojto	100:cbbeb26dbd92	269
Kojto	100:cbbeb26dbd92	270
Kojto	100:cbbeb26dbd92	271	/** \brief Union type to access the Control Registers (CONTROL).
Kojto	100:cbbeb26dbd92	272	*/
Kojto	100:cbbeb26dbd92	273	typedef union
Kojto	100:cbbeb26dbd92	274	{
Kojto	100:cbbeb26dbd92	275	struct
Kojto	100:cbbeb26dbd92	276	{
Kojto	100:cbbeb26dbd92	277	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
Kojto	100:cbbeb26dbd92	278	uint32_t SPSEL:1; /!< bit: 1 Stack to be used /
Kojto	100:cbbeb26dbd92	279	uint32_t FPCA:1; /!< bit: 2 FP extension active flag /
Kojto	100:cbbeb26dbd92	280	uint32_t _reserved0:29; /!< bit: 3..31 Reserved /
Kojto	100:cbbeb26dbd92	281	} b; /!< Structure used for bit access /
Kojto	100:cbbeb26dbd92	282	uint32_t w; /!< Type used for word access /
Kojto	100:cbbeb26dbd92	283	} CONTROL_Type;
Kojto	100:cbbeb26dbd92	284
Kojto	100:cbbeb26dbd92	285	/@} end of group CMSIS_CORE /
Kojto	100:cbbeb26dbd92	286
Kojto	100:cbbeb26dbd92	287
Kojto	100:cbbeb26dbd92	288	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	289	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
Kojto	100:cbbeb26dbd92	290	\brief Type definitions for the NVIC Registers
Kojto	100:cbbeb26dbd92	291	@{
Kojto	100:cbbeb26dbd92	292	*/
Kojto	100:cbbeb26dbd92	293
Kojto	100:cbbeb26dbd92	294	/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
Kojto	100:cbbeb26dbd92	295	*/
Kojto	100:cbbeb26dbd92	296	typedef struct
Kojto	100:cbbeb26dbd92	297	{
Kojto	100:cbbeb26dbd92	298	__IO uint32_t ISER[8]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
Kojto	100:cbbeb26dbd92	299	uint32_t RESERVED0[24];
Kojto	100:cbbeb26dbd92	300	__IO uint32_t ICER[8]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
Kojto	100:cbbeb26dbd92	301	uint32_t RSERVED1[24];
Kojto	100:cbbeb26dbd92	302	__IO uint32_t ISPR[8]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
Kojto	100:cbbeb26dbd92	303	uint32_t RESERVED2[24];
Kojto	100:cbbeb26dbd92	304	__IO uint32_t ICPR[8]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
Kojto	100:cbbeb26dbd92	305	uint32_t RESERVED3[24];
Kojto	100:cbbeb26dbd92	306	__IO uint32_t IABR[8]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
Kojto	100:cbbeb26dbd92	307	uint32_t RESERVED4[56];
Kojto	100:cbbeb26dbd92	308	__IO uint8_t IP[240]; /!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) /
Kojto	100:cbbeb26dbd92	309	uint32_t RESERVED5[644];
Kojto	100:cbbeb26dbd92	310	__O uint32_t STIR; /!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register /
Kojto	100:cbbeb26dbd92	311	} NVIC_Type;
Kojto	100:cbbeb26dbd92	312
Kojto	100:cbbeb26dbd92	313	/* Software Triggered Interrupt Register Definitions */
Kojto	100:cbbeb26dbd92	314	#define NVIC_STIR_INTID_Pos 0 /!< STIR: INTLINESNUM Position /
Kojto	100:cbbeb26dbd92	315	#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /!< STIR: INTLINESNUM Mask /
Kojto	100:cbbeb26dbd92	316
Kojto	100:cbbeb26dbd92	317	/@} end of group CMSIS_NVIC /
Kojto	100:cbbeb26dbd92	318
Kojto	100:cbbeb26dbd92	319
Kojto	100:cbbeb26dbd92	320	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	321	\defgroup CMSIS_SCB System Control Block (SCB)
Kojto	100:cbbeb26dbd92	322	\brief Type definitions for the System Control Block Registers
Kojto	100:cbbeb26dbd92	323	@{
Kojto	100:cbbeb26dbd92	324	*/
Kojto	100:cbbeb26dbd92	325
Kojto	100:cbbeb26dbd92	326	/** \brief Structure type to access the System Control Block (SCB).
Kojto	100:cbbeb26dbd92	327	*/
Kojto	100:cbbeb26dbd92	328	typedef struct
Kojto	100:cbbeb26dbd92	329	{
Kojto	100:cbbeb26dbd92	330	__I uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
Kojto	100:cbbeb26dbd92	331	__IO uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
Kojto	100:cbbeb26dbd92	332	__IO uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
Kojto	100:cbbeb26dbd92	333	__IO uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
Kojto	100:cbbeb26dbd92	334	__IO uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
Kojto	100:cbbeb26dbd92	335	__IO uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
Kojto	100:cbbeb26dbd92	336	__IO uint8_t SHP[12]; /!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) /
Kojto	100:cbbeb26dbd92	337	__IO uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
Kojto	100:cbbeb26dbd92	338	__IO uint32_t CFSR; /!< Offset: 0x028 (R/W) Configurable Fault Status Register /
Kojto	100:cbbeb26dbd92	339	__IO uint32_t HFSR; /!< Offset: 0x02C (R/W) HardFault Status Register /
Kojto	100:cbbeb26dbd92	340	__IO uint32_t DFSR; /!< Offset: 0x030 (R/W) Debug Fault Status Register /
Kojto	100:cbbeb26dbd92	341	__IO uint32_t MMFAR; /!< Offset: 0x034 (R/W) MemManage Fault Address Register /
Kojto	100:cbbeb26dbd92	342	__IO uint32_t BFAR; /!< Offset: 0x038 (R/W) BusFault Address Register /
Kojto	100:cbbeb26dbd92	343	__IO uint32_t AFSR; /!< Offset: 0x03C (R/W) Auxiliary Fault Status Register /
Kojto	100:cbbeb26dbd92	344	__I uint32_t PFR[2]; /!< Offset: 0x040 (R/ ) Processor Feature Register /
Kojto	100:cbbeb26dbd92	345	__I uint32_t DFR; /!< Offset: 0x048 (R/ ) Debug Feature Register /
Kojto	100:cbbeb26dbd92	346	__I uint32_t ADR; /!< Offset: 0x04C (R/ ) Auxiliary Feature Register /
Kojto	100:cbbeb26dbd92	347	__I uint32_t MMFR[4]; /!< Offset: 0x050 (R/ ) Memory Model Feature Register /
Kojto	100:cbbeb26dbd92	348	__I uint32_t ISAR[5]; /!< Offset: 0x060 (R/ ) Instruction Set Attributes Register /
Kojto	100:cbbeb26dbd92	349	uint32_t RESERVED0[5];
Kojto	100:cbbeb26dbd92	350	__IO uint32_t CPACR; /!< Offset: 0x088 (R/W) Coprocessor Access Control Register /
Kojto	100:cbbeb26dbd92	351	} SCB_Type;
Kojto	100:cbbeb26dbd92	352
Kojto	100:cbbeb26dbd92	353	/* SCB CPUID Register Definitions */
Kojto	100:cbbeb26dbd92	354	#define SCB_CPUID_IMPLEMENTER_Pos 24 /!< SCB CPUID: IMPLEMENTER Position /
Kojto	100:cbbeb26dbd92	355	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
Kojto	100:cbbeb26dbd92	356
Kojto	100:cbbeb26dbd92	357	#define SCB_CPUID_VARIANT_Pos 20 /!< SCB CPUID: VARIANT Position /
Kojto	100:cbbeb26dbd92	358	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
Kojto	100:cbbeb26dbd92	359
Kojto	100:cbbeb26dbd92	360	#define SCB_CPUID_ARCHITECTURE_Pos 16 /!< SCB CPUID: ARCHITECTURE Position /
Kojto	100:cbbeb26dbd92	361	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
Kojto	100:cbbeb26dbd92	362
Kojto	100:cbbeb26dbd92	363	#define SCB_CPUID_PARTNO_Pos 4 /!< SCB CPUID: PARTNO Position /
Kojto	100:cbbeb26dbd92	364	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
Kojto	100:cbbeb26dbd92	365
Kojto	100:cbbeb26dbd92	366	#define SCB_CPUID_REVISION_Pos 0 /!< SCB CPUID: REVISION Position /
Kojto	100:cbbeb26dbd92	367	#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /!< SCB CPUID: REVISION Mask /
Kojto	100:cbbeb26dbd92	368
Kojto	100:cbbeb26dbd92	369	/* SCB Interrupt Control State Register Definitions */
Kojto	100:cbbeb26dbd92	370	#define SCB_ICSR_NMIPENDSET_Pos 31 /!< SCB ICSR: NMIPENDSET Position /
Kojto	100:cbbeb26dbd92	371	#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /!< SCB ICSR: NMIPENDSET Mask /
Kojto	100:cbbeb26dbd92	372
Kojto	100:cbbeb26dbd92	373	#define SCB_ICSR_PENDSVSET_Pos 28 /!< SCB ICSR: PENDSVSET Position /
Kojto	100:cbbeb26dbd92	374	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
Kojto	100:cbbeb26dbd92	375
Kojto	100:cbbeb26dbd92	376	#define SCB_ICSR_PENDSVCLR_Pos 27 /!< SCB ICSR: PENDSVCLR Position /
Kojto	100:cbbeb26dbd92	377	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
Kojto	100:cbbeb26dbd92	378
Kojto	100:cbbeb26dbd92	379	#define SCB_ICSR_PENDSTSET_Pos 26 /!< SCB ICSR: PENDSTSET Position /
Kojto	100:cbbeb26dbd92	380	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
Kojto	100:cbbeb26dbd92	381
Kojto	100:cbbeb26dbd92	382	#define SCB_ICSR_PENDSTCLR_Pos 25 /!< SCB ICSR: PENDSTCLR Position /
Kojto	100:cbbeb26dbd92	383	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
Kojto	100:cbbeb26dbd92	384
Kojto	100:cbbeb26dbd92	385	#define SCB_ICSR_ISRPREEMPT_Pos 23 /!< SCB ICSR: ISRPREEMPT Position /
Kojto	100:cbbeb26dbd92	386	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
Kojto	100:cbbeb26dbd92	387
Kojto	100:cbbeb26dbd92	388	#define SCB_ICSR_ISRPENDING_Pos 22 /!< SCB ICSR: ISRPENDING Position /
Kojto	100:cbbeb26dbd92	389	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
Kojto	100:cbbeb26dbd92	390
Kojto	100:cbbeb26dbd92	391	#define SCB_ICSR_VECTPENDING_Pos 12 /!< SCB ICSR: VECTPENDING Position /
Kojto	100:cbbeb26dbd92	392	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
Kojto	100:cbbeb26dbd92	393
Kojto	100:cbbeb26dbd92	394	#define SCB_ICSR_RETTOBASE_Pos 11 /!< SCB ICSR: RETTOBASE Position /
Kojto	100:cbbeb26dbd92	395	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
Kojto	100:cbbeb26dbd92	396
Kojto	100:cbbeb26dbd92	397	#define SCB_ICSR_VECTACTIVE_Pos 0 /!< SCB ICSR: VECTACTIVE Position /
Kojto	100:cbbeb26dbd92	398	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /!< SCB ICSR: VECTACTIVE Mask /
Kojto	100:cbbeb26dbd92	399
Kojto	100:cbbeb26dbd92	400	/* SCB Vector Table Offset Register Definitions */
Kojto	100:cbbeb26dbd92	401	#if (__CM3_REV < 0x0201) /* core r2p1 */
Kojto	100:cbbeb26dbd92	402	#define SCB_VTOR_TBLBASE_Pos 29 /!< SCB VTOR: TBLBASE Position /
Kojto	100:cbbeb26dbd92	403	#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /!< SCB VTOR: TBLBASE Mask /
Kojto	100:cbbeb26dbd92	404
Kojto	100:cbbeb26dbd92	405	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
Kojto	100:cbbeb26dbd92	406	#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
Kojto	100:cbbeb26dbd92	407	#else
Kojto	100:cbbeb26dbd92	408	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
Kojto	100:cbbeb26dbd92	409	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
Kojto	100:cbbeb26dbd92	410	#endif
Kojto	100:cbbeb26dbd92	411
Kojto	100:cbbeb26dbd92	412	/* SCB Application Interrupt and Reset Control Register Definitions */
Kojto	100:cbbeb26dbd92	413	#define SCB_AIRCR_VECTKEY_Pos 16 /!< SCB AIRCR: VECTKEY Position /
Kojto	100:cbbeb26dbd92	414	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
Kojto	100:cbbeb26dbd92	415
Kojto	100:cbbeb26dbd92	416	#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /!< SCB AIRCR: VECTKEYSTAT Position /
Kojto	100:cbbeb26dbd92	417	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
Kojto	100:cbbeb26dbd92	418
Kojto	100:cbbeb26dbd92	419	#define SCB_AIRCR_ENDIANESS_Pos 15 /!< SCB AIRCR: ENDIANESS Position /
Kojto	100:cbbeb26dbd92	420	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
Kojto	100:cbbeb26dbd92	421
Kojto	100:cbbeb26dbd92	422	#define SCB_AIRCR_PRIGROUP_Pos 8 /!< SCB AIRCR: PRIGROUP Position /
Kojto	100:cbbeb26dbd92	423	#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /!< SCB AIRCR: PRIGROUP Mask /
Kojto	100:cbbeb26dbd92	424
Kojto	100:cbbeb26dbd92	425	#define SCB_AIRCR_SYSRESETREQ_Pos 2 /!< SCB AIRCR: SYSRESETREQ Position /
Kojto	100:cbbeb26dbd92	426	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
Kojto	100:cbbeb26dbd92	427
Kojto	100:cbbeb26dbd92	428	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /!< SCB AIRCR: VECTCLRACTIVE Position /
Kojto	100:cbbeb26dbd92	429	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
Kojto	100:cbbeb26dbd92	430
Kojto	100:cbbeb26dbd92	431	#define SCB_AIRCR_VECTRESET_Pos 0 /!< SCB AIRCR: VECTRESET Position /
Kojto	100:cbbeb26dbd92	432	#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /!< SCB AIRCR: VECTRESET Mask /
Kojto	100:cbbeb26dbd92	433
Kojto	100:cbbeb26dbd92	434	/* SCB System Control Register Definitions */
Kojto	100:cbbeb26dbd92	435	#define SCB_SCR_SEVONPEND_Pos 4 /!< SCB SCR: SEVONPEND Position /
Kojto	100:cbbeb26dbd92	436	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
Kojto	100:cbbeb26dbd92	437
Kojto	100:cbbeb26dbd92	438	#define SCB_SCR_SLEEPDEEP_Pos 2 /!< SCB SCR: SLEEPDEEP Position /
Kojto	100:cbbeb26dbd92	439	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
Kojto	100:cbbeb26dbd92	440
Kojto	100:cbbeb26dbd92	441	#define SCB_SCR_SLEEPONEXIT_Pos 1 /!< SCB SCR: SLEEPONEXIT Position /
Kojto	100:cbbeb26dbd92	442	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
Kojto	100:cbbeb26dbd92	443
Kojto	100:cbbeb26dbd92	444	/* SCB Configuration Control Register Definitions */
Kojto	100:cbbeb26dbd92	445	#define SCB_CCR_STKALIGN_Pos 9 /!< SCB CCR: STKALIGN Position /
Kojto	100:cbbeb26dbd92	446	#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /!< SCB CCR: STKALIGN Mask /
Kojto	100:cbbeb26dbd92	447
Kojto	100:cbbeb26dbd92	448	#define SCB_CCR_BFHFNMIGN_Pos 8 /!< SCB CCR: BFHFNMIGN Position /
Kojto	100:cbbeb26dbd92	449	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
Kojto	100:cbbeb26dbd92	450
Kojto	100:cbbeb26dbd92	451	#define SCB_CCR_DIV_0_TRP_Pos 4 /!< SCB CCR: DIV_0_TRP Position /
Kojto	100:cbbeb26dbd92	452	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
Kojto	100:cbbeb26dbd92	453
Kojto	100:cbbeb26dbd92	454	#define SCB_CCR_UNALIGN_TRP_Pos 3 /!< SCB CCR: UNALIGN_TRP Position /
Kojto	100:cbbeb26dbd92	455	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
Kojto	100:cbbeb26dbd92	456
Kojto	100:cbbeb26dbd92	457	#define SCB_CCR_USERSETMPEND_Pos 1 /!< SCB CCR: USERSETMPEND Position /
Kojto	100:cbbeb26dbd92	458	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
Kojto	100:cbbeb26dbd92	459
Kojto	100:cbbeb26dbd92	460	#define SCB_CCR_NONBASETHRDENA_Pos 0 /!< SCB CCR: NONBASETHRDENA Position /
Kojto	100:cbbeb26dbd92	461	#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /!< SCB CCR: NONBASETHRDENA Mask /
Kojto	100:cbbeb26dbd92	462
Kojto	100:cbbeb26dbd92	463	/* SCB System Handler Control and State Register Definitions */
Kojto	100:cbbeb26dbd92	464	#define SCB_SHCSR_USGFAULTENA_Pos 18 /!< SCB SHCSR: USGFAULTENA Position /
Kojto	100:cbbeb26dbd92	465	#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /!< SCB SHCSR: USGFAULTENA Mask /
Kojto	100:cbbeb26dbd92	466
Kojto	100:cbbeb26dbd92	467	#define SCB_SHCSR_BUSFAULTENA_Pos 17 /!< SCB SHCSR: BUSFAULTENA Position /
Kojto	100:cbbeb26dbd92	468	#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /!< SCB SHCSR: BUSFAULTENA Mask /
Kojto	100:cbbeb26dbd92	469
Kojto	100:cbbeb26dbd92	470	#define SCB_SHCSR_MEMFAULTENA_Pos 16 /!< SCB SHCSR: MEMFAULTENA Position /
Kojto	100:cbbeb26dbd92	471	#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /!< SCB SHCSR: MEMFAULTENA Mask /
Kojto	100:cbbeb26dbd92	472
Kojto	100:cbbeb26dbd92	473	#define SCB_SHCSR_SVCALLPENDED_Pos 15 /!< SCB SHCSR: SVCALLPENDED Position /
Kojto	100:cbbeb26dbd92	474	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
Kojto	100:cbbeb26dbd92	475
Kojto	100:cbbeb26dbd92	476	#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /!< SCB SHCSR: BUSFAULTPENDED Position /
Kojto	100:cbbeb26dbd92	477	#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /!< SCB SHCSR: BUSFAULTPENDED Mask /
Kojto	100:cbbeb26dbd92	478
Kojto	100:cbbeb26dbd92	479	#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /!< SCB SHCSR: MEMFAULTPENDED Position /
Kojto	100:cbbeb26dbd92	480	#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /!< SCB SHCSR: MEMFAULTPENDED Mask /
Kojto	100:cbbeb26dbd92	481
Kojto	100:cbbeb26dbd92	482	#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /!< SCB SHCSR: USGFAULTPENDED Position /
Kojto	100:cbbeb26dbd92	483	#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /!< SCB SHCSR: USGFAULTPENDED Mask /
Kojto	100:cbbeb26dbd92	484
Kojto	100:cbbeb26dbd92	485	#define SCB_SHCSR_SYSTICKACT_Pos 11 /!< SCB SHCSR: SYSTICKACT Position /
Kojto	100:cbbeb26dbd92	486	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
Kojto	100:cbbeb26dbd92	487
Kojto	100:cbbeb26dbd92	488	#define SCB_SHCSR_PENDSVACT_Pos 10 /!< SCB SHCSR: PENDSVACT Position /
Kojto	100:cbbeb26dbd92	489	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
Kojto	100:cbbeb26dbd92	490
Kojto	100:cbbeb26dbd92	491	#define SCB_SHCSR_MONITORACT_Pos 8 /!< SCB SHCSR: MONITORACT Position /
Kojto	100:cbbeb26dbd92	492	#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /!< SCB SHCSR: MONITORACT Mask /
Kojto	100:cbbeb26dbd92	493
Kojto	100:cbbeb26dbd92	494	#define SCB_SHCSR_SVCALLACT_Pos 7 /!< SCB SHCSR: SVCALLACT Position /
Kojto	100:cbbeb26dbd92	495	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
Kojto	100:cbbeb26dbd92	496
Kojto	100:cbbeb26dbd92	497	#define SCB_SHCSR_USGFAULTACT_Pos 3 /!< SCB SHCSR: USGFAULTACT Position /
Kojto	100:cbbeb26dbd92	498	#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /!< SCB SHCSR: USGFAULTACT Mask /
Kojto	100:cbbeb26dbd92	499
Kojto	100:cbbeb26dbd92	500	#define SCB_SHCSR_BUSFAULTACT_Pos 1 /!< SCB SHCSR: BUSFAULTACT Position /
Kojto	100:cbbeb26dbd92	501	#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /!< SCB SHCSR: BUSFAULTACT Mask /
Kojto	100:cbbeb26dbd92	502
Kojto	100:cbbeb26dbd92	503	#define SCB_SHCSR_MEMFAULTACT_Pos 0 /!< SCB SHCSR: MEMFAULTACT Position /
Kojto	100:cbbeb26dbd92	504	#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /!< SCB SHCSR: MEMFAULTACT Mask /
Kojto	100:cbbeb26dbd92	505
Kojto	100:cbbeb26dbd92	506	/* SCB Configurable Fault Status Registers Definitions */
Kojto	100:cbbeb26dbd92	507	#define SCB_CFSR_USGFAULTSR_Pos 16 /!< SCB CFSR: Usage Fault Status Register Position /
Kojto	100:cbbeb26dbd92	508	#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /!< SCB CFSR: Usage Fault Status Register Mask /
Kojto	100:cbbeb26dbd92	509
Kojto	100:cbbeb26dbd92	510	#define SCB_CFSR_BUSFAULTSR_Pos 8 /!< SCB CFSR: Bus Fault Status Register Position /
Kojto	100:cbbeb26dbd92	511	#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /!< SCB CFSR: Bus Fault Status Register Mask /
Kojto	100:cbbeb26dbd92	512
Kojto	100:cbbeb26dbd92	513	#define SCB_CFSR_MEMFAULTSR_Pos 0 /!< SCB CFSR: Memory Manage Fault Status Register Position /
Kojto	100:cbbeb26dbd92	514	#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /!< SCB CFSR: Memory Manage Fault Status Register Mask /
Kojto	100:cbbeb26dbd92	515
Kojto	100:cbbeb26dbd92	516	/* SCB Hard Fault Status Registers Definitions */
Kojto	100:cbbeb26dbd92	517	#define SCB_HFSR_DEBUGEVT_Pos 31 /!< SCB HFSR: DEBUGEVT Position /
Kojto	100:cbbeb26dbd92	518	#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /!< SCB HFSR: DEBUGEVT Mask /
Kojto	100:cbbeb26dbd92	519
Kojto	100:cbbeb26dbd92	520	#define SCB_HFSR_FORCED_Pos 30 /!< SCB HFSR: FORCED Position /
Kojto	100:cbbeb26dbd92	521	#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /!< SCB HFSR: FORCED Mask /
Kojto	100:cbbeb26dbd92	522
Kojto	100:cbbeb26dbd92	523	#define SCB_HFSR_VECTTBL_Pos 1 /!< SCB HFSR: VECTTBL Position /
Kojto	100:cbbeb26dbd92	524	#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /!< SCB HFSR: VECTTBL Mask /
Kojto	100:cbbeb26dbd92	525
Kojto	100:cbbeb26dbd92	526	/* SCB Debug Fault Status Register Definitions */
Kojto	100:cbbeb26dbd92	527	#define SCB_DFSR_EXTERNAL_Pos 4 /!< SCB DFSR: EXTERNAL Position /
Kojto	100:cbbeb26dbd92	528	#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /!< SCB DFSR: EXTERNAL Mask /
Kojto	100:cbbeb26dbd92	529
Kojto	100:cbbeb26dbd92	530	#define SCB_DFSR_VCATCH_Pos 3 /!< SCB DFSR: VCATCH Position /
Kojto	100:cbbeb26dbd92	531	#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /!< SCB DFSR: VCATCH Mask /
Kojto	100:cbbeb26dbd92	532
Kojto	100:cbbeb26dbd92	533	#define SCB_DFSR_DWTTRAP_Pos 2 /!< SCB DFSR: DWTTRAP Position /
Kojto	100:cbbeb26dbd92	534	#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /!< SCB DFSR: DWTTRAP Mask /
Kojto	100:cbbeb26dbd92	535
Kojto	100:cbbeb26dbd92	536	#define SCB_DFSR_BKPT_Pos 1 /!< SCB DFSR: BKPT Position /
Kojto	100:cbbeb26dbd92	537	#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /!< SCB DFSR: BKPT Mask /
Kojto	100:cbbeb26dbd92	538
Kojto	100:cbbeb26dbd92	539	#define SCB_DFSR_HALTED_Pos 0 /!< SCB DFSR: HALTED Position /
Kojto	100:cbbeb26dbd92	540	#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /!< SCB DFSR: HALTED Mask /
Kojto	100:cbbeb26dbd92	541
Kojto	100:cbbeb26dbd92	542	/@} end of group CMSIS_SCB /
Kojto	100:cbbeb26dbd92	543
Kojto	100:cbbeb26dbd92	544
Kojto	100:cbbeb26dbd92	545	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	546	\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
Kojto	100:cbbeb26dbd92	547	\brief Type definitions for the System Control and ID Register not in the SCB
Kojto	100:cbbeb26dbd92	548	@{
Kojto	100:cbbeb26dbd92	549	*/
Kojto	100:cbbeb26dbd92	550
Kojto	100:cbbeb26dbd92	551	/** \brief Structure type to access the System Control and ID Register not in the SCB.
Kojto	100:cbbeb26dbd92	552	*/
Kojto	100:cbbeb26dbd92	553	typedef struct
Kojto	100:cbbeb26dbd92	554	{
Kojto	100:cbbeb26dbd92	555	uint32_t RESERVED0[1];
Kojto	100:cbbeb26dbd92	556	__I uint32_t ICTR; /!< Offset: 0x004 (R/ ) Interrupt Controller Type Register /
Kojto	100:cbbeb26dbd92	557	#if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
Kojto	100:cbbeb26dbd92	558	__IO uint32_t ACTLR; /!< Offset: 0x008 (R/W) Auxiliary Control Register /
Kojto	100:cbbeb26dbd92	559	#else
Kojto	100:cbbeb26dbd92	560	uint32_t RESERVED1[1];
Kojto	100:cbbeb26dbd92	561	#endif
Kojto	100:cbbeb26dbd92	562	} SCnSCB_Type;
Kojto	100:cbbeb26dbd92	563
Kojto	100:cbbeb26dbd92	564	/* Interrupt Controller Type Register Definitions */
Kojto	100:cbbeb26dbd92	565	#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /!< ICTR: INTLINESNUM Position /
Kojto	100:cbbeb26dbd92	566	#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /!< ICTR: INTLINESNUM Mask /
Kojto	100:cbbeb26dbd92	567
Kojto	100:cbbeb26dbd92	568	/* Auxiliary Control Register Definitions */
Kojto	100:cbbeb26dbd92	569
Kojto	100:cbbeb26dbd92	570	#define SCnSCB_ACTLR_DISFOLD_Pos 2 /!< ACTLR: DISFOLD Position /
Kojto	100:cbbeb26dbd92	571	#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /!< ACTLR: DISFOLD Mask /
Kojto	100:cbbeb26dbd92	572
Kojto	100:cbbeb26dbd92	573	#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /!< ACTLR: DISDEFWBUF Position /
Kojto	100:cbbeb26dbd92	574	#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /!< ACTLR: DISDEFWBUF Mask /
Kojto	100:cbbeb26dbd92	575
Kojto	100:cbbeb26dbd92	576	#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /!< ACTLR: DISMCYCINT Position /
Kojto	100:cbbeb26dbd92	577	#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /!< ACTLR: DISMCYCINT Mask /
Kojto	100:cbbeb26dbd92	578
Kojto	100:cbbeb26dbd92	579	/@} end of group CMSIS_SCnotSCB /
Kojto	100:cbbeb26dbd92	580
Kojto	100:cbbeb26dbd92	581
Kojto	100:cbbeb26dbd92	582	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	583	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
Kojto	100:cbbeb26dbd92	584	\brief Type definitions for the System Timer Registers.
Kojto	100:cbbeb26dbd92	585	@{
Kojto	100:cbbeb26dbd92	586	*/
Kojto	100:cbbeb26dbd92	587
Kojto	100:cbbeb26dbd92	588	/** \brief Structure type to access the System Timer (SysTick).
Kojto	100:cbbeb26dbd92	589	*/
Kojto	100:cbbeb26dbd92	590	typedef struct
Kojto	100:cbbeb26dbd92	591	{
Kojto	100:cbbeb26dbd92	592	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
Kojto	100:cbbeb26dbd92	593	__IO uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
Kojto	100:cbbeb26dbd92	594	__IO uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
Kojto	100:cbbeb26dbd92	595	__I uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
Kojto	100:cbbeb26dbd92	596	} SysTick_Type;
Kojto	100:cbbeb26dbd92	597
Kojto	100:cbbeb26dbd92	598	/* SysTick Control / Status Register Definitions */
Kojto	100:cbbeb26dbd92	599	#define SysTick_CTRL_COUNTFLAG_Pos 16 /!< SysTick CTRL: COUNTFLAG Position /
Kojto	100:cbbeb26dbd92	600	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
Kojto	100:cbbeb26dbd92	601
Kojto	100:cbbeb26dbd92	602	#define SysTick_CTRL_CLKSOURCE_Pos 2 /!< SysTick CTRL: CLKSOURCE Position /
Kojto	100:cbbeb26dbd92	603	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
Kojto	100:cbbeb26dbd92	604
Kojto	100:cbbeb26dbd92	605	#define SysTick_CTRL_TICKINT_Pos 1 /!< SysTick CTRL: TICKINT Position /
Kojto	100:cbbeb26dbd92	606	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
Kojto	100:cbbeb26dbd92	607
Kojto	100:cbbeb26dbd92	608	#define SysTick_CTRL_ENABLE_Pos 0 /!< SysTick CTRL: ENABLE Position /
Kojto	100:cbbeb26dbd92	609	#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /!< SysTick CTRL: ENABLE Mask /
Kojto	100:cbbeb26dbd92	610
Kojto	100:cbbeb26dbd92	611	/* SysTick Reload Register Definitions */
Kojto	100:cbbeb26dbd92	612	#define SysTick_LOAD_RELOAD_Pos 0 /!< SysTick LOAD: RELOAD Position /
Kojto	100:cbbeb26dbd92	613	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /!< SysTick LOAD: RELOAD Mask /
Kojto	100:cbbeb26dbd92	614
Kojto	100:cbbeb26dbd92	615	/* SysTick Current Register Definitions */
Kojto	100:cbbeb26dbd92	616	#define SysTick_VAL_CURRENT_Pos 0 /!< SysTick VAL: CURRENT Position /
Kojto	100:cbbeb26dbd92	617	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick VAL: CURRENT Mask /
Kojto	100:cbbeb26dbd92	618
Kojto	100:cbbeb26dbd92	619	/* SysTick Calibration Register Definitions */
Kojto	100:cbbeb26dbd92	620	#define SysTick_CALIB_NOREF_Pos 31 /!< SysTick CALIB: NOREF Position /
Kojto	100:cbbeb26dbd92	621	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
Kojto	100:cbbeb26dbd92	622
Kojto	100:cbbeb26dbd92	623	#define SysTick_CALIB_SKEW_Pos 30 /!< SysTick CALIB: SKEW Position /
Kojto	100:cbbeb26dbd92	624	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
Kojto	100:cbbeb26dbd92	625
Kojto	100:cbbeb26dbd92	626	#define SysTick_CALIB_TENMS_Pos 0 /!< SysTick CALIB: TENMS Position /
Kojto	100:cbbeb26dbd92	627	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick CALIB: TENMS Mask /
Kojto	100:cbbeb26dbd92	628
Kojto	100:cbbeb26dbd92	629	/@} end of group CMSIS_SysTick /
Kojto	100:cbbeb26dbd92	630
Kojto	100:cbbeb26dbd92	631
Kojto	100:cbbeb26dbd92	632	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	633	\defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
Kojto	100:cbbeb26dbd92	634	\brief Type definitions for the Instrumentation Trace Macrocell (ITM)
Kojto	100:cbbeb26dbd92	635	@{
Kojto	100:cbbeb26dbd92	636	*/
Kojto	100:cbbeb26dbd92	637
Kojto	100:cbbeb26dbd92	638	/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
Kojto	100:cbbeb26dbd92	639	*/
Kojto	100:cbbeb26dbd92	640	typedef struct
Kojto	100:cbbeb26dbd92	641	{
Kojto	100:cbbeb26dbd92	642	__O union
Kojto	100:cbbeb26dbd92	643	{
Kojto	100:cbbeb26dbd92	644	__O uint8_t u8; /!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit /
Kojto	100:cbbeb26dbd92	645	__O uint16_t u16; /!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit /
Kojto	100:cbbeb26dbd92	646	__O uint32_t u32; /!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit /
Kojto	100:cbbeb26dbd92	647	} PORT [32]; /!< Offset: 0x000 ( /W) ITM Stimulus Port Registers /
Kojto	100:cbbeb26dbd92	648	uint32_t RESERVED0[864];
Kojto	100:cbbeb26dbd92	649	__IO uint32_t TER; /!< Offset: 0xE00 (R/W) ITM Trace Enable Register /
Kojto	100:cbbeb26dbd92	650	uint32_t RESERVED1[15];
Kojto	100:cbbeb26dbd92	651	__IO uint32_t TPR; /!< Offset: 0xE40 (R/W) ITM Trace Privilege Register /
Kojto	100:cbbeb26dbd92	652	uint32_t RESERVED2[15];
Kojto	100:cbbeb26dbd92	653	__IO uint32_t TCR; /!< Offset: 0xE80 (R/W) ITM Trace Control Register /
Kojto	100:cbbeb26dbd92	654	uint32_t RESERVED3[29];
Kojto	100:cbbeb26dbd92	655	__O uint32_t IWR; /!< Offset: 0xEF8 ( /W) ITM Integration Write Register /
Kojto	100:cbbeb26dbd92	656	__I uint32_t IRR; /!< Offset: 0xEFC (R/ ) ITM Integration Read Register /
Kojto	100:cbbeb26dbd92	657	__IO uint32_t IMCR; /!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register /
Kojto	100:cbbeb26dbd92	658	uint32_t RESERVED4[43];
Kojto	100:cbbeb26dbd92	659	__O uint32_t LAR; /!< Offset: 0xFB0 ( /W) ITM Lock Access Register /
Kojto	100:cbbeb26dbd92	660	__I uint32_t LSR; /!< Offset: 0xFB4 (R/ ) ITM Lock Status Register /
Kojto	100:cbbeb26dbd92	661	uint32_t RESERVED5[6];
Kojto	100:cbbeb26dbd92	662	__I uint32_t PID4; /!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 /
Kojto	100:cbbeb26dbd92	663	__I uint32_t PID5; /!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 /
Kojto	100:cbbeb26dbd92	664	__I uint32_t PID6; /!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 /
Kojto	100:cbbeb26dbd92	665	__I uint32_t PID7; /!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 /
Kojto	100:cbbeb26dbd92	666	__I uint32_t PID0; /!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 /
Kojto	100:cbbeb26dbd92	667	__I uint32_t PID1; /!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 /
Kojto	100:cbbeb26dbd92	668	__I uint32_t PID2; /!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 /
Kojto	100:cbbeb26dbd92	669	__I uint32_t PID3; /!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 /
Kojto	100:cbbeb26dbd92	670	__I uint32_t CID0; /!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 /
Kojto	100:cbbeb26dbd92	671	__I uint32_t CID1; /!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 /
Kojto	100:cbbeb26dbd92	672	__I uint32_t CID2; /!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 /
Kojto	100:cbbeb26dbd92	673	__I uint32_t CID3; /!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 /
Kojto	100:cbbeb26dbd92	674	} ITM_Type;
Kojto	100:cbbeb26dbd92	675
Kojto	100:cbbeb26dbd92	676	/* ITM Trace Privilege Register Definitions */
Kojto	100:cbbeb26dbd92	677	#define ITM_TPR_PRIVMASK_Pos 0 /!< ITM TPR: PRIVMASK Position /
Kojto	100:cbbeb26dbd92	678	#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /!< ITM TPR: PRIVMASK Mask /
Kojto	100:cbbeb26dbd92	679
Kojto	100:cbbeb26dbd92	680	/* ITM Trace Control Register Definitions */
Kojto	100:cbbeb26dbd92	681	#define ITM_TCR_BUSY_Pos 23 /!< ITM TCR: BUSY Position /
Kojto	100:cbbeb26dbd92	682	#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /!< ITM TCR: BUSY Mask /
Kojto	100:cbbeb26dbd92	683
Kojto	100:cbbeb26dbd92	684	#define ITM_TCR_TraceBusID_Pos 16 /!< ITM TCR: ATBID Position /
Kojto	100:cbbeb26dbd92	685	#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /!< ITM TCR: ATBID Mask /
Kojto	100:cbbeb26dbd92	686
Kojto	100:cbbeb26dbd92	687	#define ITM_TCR_GTSFREQ_Pos 10 /!< ITM TCR: Global timestamp frequency Position /
Kojto	100:cbbeb26dbd92	688	#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /!< ITM TCR: Global timestamp frequency Mask /
Kojto	100:cbbeb26dbd92	689
Kojto	100:cbbeb26dbd92	690	#define ITM_TCR_TSPrescale_Pos 8 /!< ITM TCR: TSPrescale Position /
Kojto	100:cbbeb26dbd92	691	#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /!< ITM TCR: TSPrescale Mask /
Kojto	100:cbbeb26dbd92	692
Kojto	100:cbbeb26dbd92	693	#define ITM_TCR_SWOENA_Pos 4 /!< ITM TCR: SWOENA Position /
Kojto	100:cbbeb26dbd92	694	#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /!< ITM TCR: SWOENA Mask /
Kojto	100:cbbeb26dbd92	695
Kojto	100:cbbeb26dbd92	696	#define ITM_TCR_DWTENA_Pos 3 /!< ITM TCR: DWTENA Position /
Kojto	100:cbbeb26dbd92	697	#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /!< ITM TCR: DWTENA Mask /
Kojto	100:cbbeb26dbd92	698
Kojto	100:cbbeb26dbd92	699	#define ITM_TCR_SYNCENA_Pos 2 /!< ITM TCR: SYNCENA Position /
Kojto	100:cbbeb26dbd92	700	#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /!< ITM TCR: SYNCENA Mask /
Kojto	100:cbbeb26dbd92	701
Kojto	100:cbbeb26dbd92	702	#define ITM_TCR_TSENA_Pos 1 /!< ITM TCR: TSENA Position /
Kojto	100:cbbeb26dbd92	703	#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /!< ITM TCR: TSENA Mask /
Kojto	100:cbbeb26dbd92	704
Kojto	100:cbbeb26dbd92	705	#define ITM_TCR_ITMENA_Pos 0 /!< ITM TCR: ITM Enable bit Position /
Kojto	100:cbbeb26dbd92	706	#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /!< ITM TCR: ITM Enable bit Mask /
Kojto	100:cbbeb26dbd92	707
Kojto	100:cbbeb26dbd92	708	/* ITM Integration Write Register Definitions */
Kojto	100:cbbeb26dbd92	709	#define ITM_IWR_ATVALIDM_Pos 0 /!< ITM IWR: ATVALIDM Position /
Kojto	100:cbbeb26dbd92	710	#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /!< ITM IWR: ATVALIDM Mask /
Kojto	100:cbbeb26dbd92	711
Kojto	100:cbbeb26dbd92	712	/* ITM Integration Read Register Definitions */
Kojto	100:cbbeb26dbd92	713	#define ITM_IRR_ATREADYM_Pos 0 /!< ITM IRR: ATREADYM Position /
Kojto	100:cbbeb26dbd92	714	#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /!< ITM IRR: ATREADYM Mask /
Kojto	100:cbbeb26dbd92	715
Kojto	100:cbbeb26dbd92	716	/* ITM Integration Mode Control Register Definitions */
Kojto	100:cbbeb26dbd92	717	#define ITM_IMCR_INTEGRATION_Pos 0 /!< ITM IMCR: INTEGRATION Position /
Kojto	100:cbbeb26dbd92	718	#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /!< ITM IMCR: INTEGRATION Mask /
Kojto	100:cbbeb26dbd92	719
Kojto	100:cbbeb26dbd92	720	/* ITM Lock Status Register Definitions */
Kojto	100:cbbeb26dbd92	721	#define ITM_LSR_ByteAcc_Pos 2 /!< ITM LSR: ByteAcc Position /
Kojto	100:cbbeb26dbd92	722	#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /!< ITM LSR: ByteAcc Mask /
Kojto	100:cbbeb26dbd92	723
Kojto	100:cbbeb26dbd92	724	#define ITM_LSR_Access_Pos 1 /!< ITM LSR: Access Position /
Kojto	100:cbbeb26dbd92	725	#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /!< ITM LSR: Access Mask /
Kojto	100:cbbeb26dbd92	726
Kojto	100:cbbeb26dbd92	727	#define ITM_LSR_Present_Pos 0 /!< ITM LSR: Present Position /
Kojto	100:cbbeb26dbd92	728	#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /!< ITM LSR: Present Mask /
Kojto	100:cbbeb26dbd92	729
Kojto	100:cbbeb26dbd92	730	/@}/ /* end of group CMSIS_ITM */
Kojto	100:cbbeb26dbd92	731
Kojto	100:cbbeb26dbd92	732
Kojto	100:cbbeb26dbd92	733	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	734	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
Kojto	100:cbbeb26dbd92	735	\brief Type definitions for the Data Watchpoint and Trace (DWT)
Kojto	100:cbbeb26dbd92	736	@{
Kojto	100:cbbeb26dbd92	737	*/
Kojto	100:cbbeb26dbd92	738
Kojto	100:cbbeb26dbd92	739	/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
Kojto	100:cbbeb26dbd92	740	*/
Kojto	100:cbbeb26dbd92	741	typedef struct
Kojto	100:cbbeb26dbd92	742	{
Kojto	100:cbbeb26dbd92	743	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
Kojto	100:cbbeb26dbd92	744	__IO uint32_t CYCCNT; /!< Offset: 0x004 (R/W) Cycle Count Register /
Kojto	100:cbbeb26dbd92	745	__IO uint32_t CPICNT; /!< Offset: 0x008 (R/W) CPI Count Register /
Kojto	100:cbbeb26dbd92	746	__IO uint32_t EXCCNT; /!< Offset: 0x00C (R/W) Exception Overhead Count Register /
Kojto	100:cbbeb26dbd92	747	__IO uint32_t SLEEPCNT; /!< Offset: 0x010 (R/W) Sleep Count Register /
Kojto	100:cbbeb26dbd92	748	__IO uint32_t LSUCNT; /!< Offset: 0x014 (R/W) LSU Count Register /
Kojto	100:cbbeb26dbd92	749	__IO uint32_t FOLDCNT; /!< Offset: 0x018 (R/W) Folded-instruction Count Register /
Kojto	100:cbbeb26dbd92	750	__I uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
Kojto	100:cbbeb26dbd92	751	__IO uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
Kojto	100:cbbeb26dbd92	752	__IO uint32_t MASK0; /!< Offset: 0x024 (R/W) Mask Register 0 /
Kojto	100:cbbeb26dbd92	753	__IO uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
Kojto	100:cbbeb26dbd92	754	uint32_t RESERVED0[1];
Kojto	100:cbbeb26dbd92	755	__IO uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
Kojto	100:cbbeb26dbd92	756	__IO uint32_t MASK1; /!< Offset: 0x034 (R/W) Mask Register 1 /
Kojto	100:cbbeb26dbd92	757	__IO uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
Kojto	100:cbbeb26dbd92	758	uint32_t RESERVED1[1];
Kojto	100:cbbeb26dbd92	759	__IO uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
Kojto	100:cbbeb26dbd92	760	__IO uint32_t MASK2; /!< Offset: 0x044 (R/W) Mask Register 2 /
Kojto	100:cbbeb26dbd92	761	__IO uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
Kojto	100:cbbeb26dbd92	762	uint32_t RESERVED2[1];
Kojto	100:cbbeb26dbd92	763	__IO uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
Kojto	100:cbbeb26dbd92	764	__IO uint32_t MASK3; /!< Offset: 0x054 (R/W) Mask Register 3 /
Kojto	100:cbbeb26dbd92	765	__IO uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
Kojto	100:cbbeb26dbd92	766	} DWT_Type;
Kojto	100:cbbeb26dbd92	767
Kojto	100:cbbeb26dbd92	768	/* DWT Control Register Definitions */
Kojto	100:cbbeb26dbd92	769	#define DWT_CTRL_NUMCOMP_Pos 28 /!< DWT CTRL: NUMCOMP Position /
Kojto	100:cbbeb26dbd92	770	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
Kojto	100:cbbeb26dbd92	771
Kojto	100:cbbeb26dbd92	772	#define DWT_CTRL_NOTRCPKT_Pos 27 /!< DWT CTRL: NOTRCPKT Position /
Kojto	100:cbbeb26dbd92	773	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
Kojto	100:cbbeb26dbd92	774
Kojto	100:cbbeb26dbd92	775	#define DWT_CTRL_NOEXTTRIG_Pos 26 /!< DWT CTRL: NOEXTTRIG Position /
Kojto	100:cbbeb26dbd92	776	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
Kojto	100:cbbeb26dbd92	777
Kojto	100:cbbeb26dbd92	778	#define DWT_CTRL_NOCYCCNT_Pos 25 /!< DWT CTRL: NOCYCCNT Position /
Kojto	100:cbbeb26dbd92	779	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
Kojto	100:cbbeb26dbd92	780
Kojto	100:cbbeb26dbd92	781	#define DWT_CTRL_NOPRFCNT_Pos 24 /!< DWT CTRL: NOPRFCNT Position /
Kojto	100:cbbeb26dbd92	782	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
Kojto	100:cbbeb26dbd92	783
Kojto	100:cbbeb26dbd92	784	#define DWT_CTRL_CYCEVTENA_Pos 22 /!< DWT CTRL: CYCEVTENA Position /
Kojto	100:cbbeb26dbd92	785	#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /!< DWT CTRL: CYCEVTENA Mask /
Kojto	100:cbbeb26dbd92	786
Kojto	100:cbbeb26dbd92	787	#define DWT_CTRL_FOLDEVTENA_Pos 21 /!< DWT CTRL: FOLDEVTENA Position /
Kojto	100:cbbeb26dbd92	788	#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /!< DWT CTRL: FOLDEVTENA Mask /
Kojto	100:cbbeb26dbd92	789
Kojto	100:cbbeb26dbd92	790	#define DWT_CTRL_LSUEVTENA_Pos 20 /!< DWT CTRL: LSUEVTENA Position /
Kojto	100:cbbeb26dbd92	791	#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /!< DWT CTRL: LSUEVTENA Mask /
Kojto	100:cbbeb26dbd92	792
Kojto	100:cbbeb26dbd92	793	#define DWT_CTRL_SLEEPEVTENA_Pos 19 /!< DWT CTRL: SLEEPEVTENA Position /
Kojto	100:cbbeb26dbd92	794	#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /!< DWT CTRL: SLEEPEVTENA Mask /
Kojto	100:cbbeb26dbd92	795
Kojto	100:cbbeb26dbd92	796	#define DWT_CTRL_EXCEVTENA_Pos 18 /!< DWT CTRL: EXCEVTENA Position /
Kojto	100:cbbeb26dbd92	797	#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /!< DWT CTRL: EXCEVTENA Mask /
Kojto	100:cbbeb26dbd92	798
Kojto	100:cbbeb26dbd92	799	#define DWT_CTRL_CPIEVTENA_Pos 17 /!< DWT CTRL: CPIEVTENA Position /
Kojto	100:cbbeb26dbd92	800	#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /!< DWT CTRL: CPIEVTENA Mask /
Kojto	100:cbbeb26dbd92	801
Kojto	100:cbbeb26dbd92	802	#define DWT_CTRL_EXCTRCENA_Pos 16 /!< DWT CTRL: EXCTRCENA Position /
Kojto	100:cbbeb26dbd92	803	#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /!< DWT CTRL: EXCTRCENA Mask /
Kojto	100:cbbeb26dbd92	804
Kojto	100:cbbeb26dbd92	805	#define DWT_CTRL_PCSAMPLENA_Pos 12 /!< DWT CTRL: PCSAMPLENA Position /
Kojto	100:cbbeb26dbd92	806	#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /!< DWT CTRL: PCSAMPLENA Mask /
Kojto	100:cbbeb26dbd92	807
Kojto	100:cbbeb26dbd92	808	#define DWT_CTRL_SYNCTAP_Pos 10 /!< DWT CTRL: SYNCTAP Position /
Kojto	100:cbbeb26dbd92	809	#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /!< DWT CTRL: SYNCTAP Mask /
Kojto	100:cbbeb26dbd92	810
Kojto	100:cbbeb26dbd92	811	#define DWT_CTRL_CYCTAP_Pos 9 /!< DWT CTRL: CYCTAP Position /
Kojto	100:cbbeb26dbd92	812	#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /!< DWT CTRL: CYCTAP Mask /
Kojto	100:cbbeb26dbd92	813
Kojto	100:cbbeb26dbd92	814	#define DWT_CTRL_POSTINIT_Pos 5 /!< DWT CTRL: POSTINIT Position /
Kojto	100:cbbeb26dbd92	815	#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /!< DWT CTRL: POSTINIT Mask /
Kojto	100:cbbeb26dbd92	816
Kojto	100:cbbeb26dbd92	817	#define DWT_CTRL_POSTPRESET_Pos 1 /!< DWT CTRL: POSTPRESET Position /
Kojto	100:cbbeb26dbd92	818	#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /!< DWT CTRL: POSTPRESET Mask /
Kojto	100:cbbeb26dbd92	819
Kojto	100:cbbeb26dbd92	820	#define DWT_CTRL_CYCCNTENA_Pos 0 /!< DWT CTRL: CYCCNTENA Position /
Kojto	100:cbbeb26dbd92	821	#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /!< DWT CTRL: CYCCNTENA Mask /
Kojto	100:cbbeb26dbd92	822
Kojto	100:cbbeb26dbd92	823	/* DWT CPI Count Register Definitions */
Kojto	100:cbbeb26dbd92	824	#define DWT_CPICNT_CPICNT_Pos 0 /!< DWT CPICNT: CPICNT Position /
Kojto	100:cbbeb26dbd92	825	#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /!< DWT CPICNT: CPICNT Mask /
Kojto	100:cbbeb26dbd92	826
Kojto	100:cbbeb26dbd92	827	/* DWT Exception Overhead Count Register Definitions */
Kojto	100:cbbeb26dbd92	828	#define DWT_EXCCNT_EXCCNT_Pos 0 /!< DWT EXCCNT: EXCCNT Position /
Kojto	100:cbbeb26dbd92	829	#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /!< DWT EXCCNT: EXCCNT Mask /
Kojto	100:cbbeb26dbd92	830
Kojto	100:cbbeb26dbd92	831	/* DWT Sleep Count Register Definitions */
Kojto	100:cbbeb26dbd92	832	#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /!< DWT SLEEPCNT: SLEEPCNT Position /
Kojto	100:cbbeb26dbd92	833	#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /!< DWT SLEEPCNT: SLEEPCNT Mask /
Kojto	100:cbbeb26dbd92	834
Kojto	100:cbbeb26dbd92	835	/* DWT LSU Count Register Definitions */
Kojto	100:cbbeb26dbd92	836	#define DWT_LSUCNT_LSUCNT_Pos 0 /!< DWT LSUCNT: LSUCNT Position /
Kojto	100:cbbeb26dbd92	837	#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /!< DWT LSUCNT: LSUCNT Mask /
Kojto	100:cbbeb26dbd92	838
Kojto	100:cbbeb26dbd92	839	/* DWT Folded-instruction Count Register Definitions */
Kojto	100:cbbeb26dbd92	840	#define DWT_FOLDCNT_FOLDCNT_Pos 0 /!< DWT FOLDCNT: FOLDCNT Position /
Kojto	100:cbbeb26dbd92	841	#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /!< DWT FOLDCNT: FOLDCNT Mask /
Kojto	100:cbbeb26dbd92	842
Kojto	100:cbbeb26dbd92	843	/* DWT Comparator Mask Register Definitions */
Kojto	100:cbbeb26dbd92	844	#define DWT_MASK_MASK_Pos 0 /!< DWT MASK: MASK Position /
Kojto	100:cbbeb26dbd92	845	#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /!< DWT MASK: MASK Mask /
Kojto	100:cbbeb26dbd92	846
Kojto	100:cbbeb26dbd92	847	/* DWT Comparator Function Register Definitions */
Kojto	100:cbbeb26dbd92	848	#define DWT_FUNCTION_MATCHED_Pos 24 /!< DWT FUNCTION: MATCHED Position /
Kojto	100:cbbeb26dbd92	849	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
Kojto	100:cbbeb26dbd92	850
Kojto	100:cbbeb26dbd92	851	#define DWT_FUNCTION_DATAVADDR1_Pos 16 /!< DWT FUNCTION: DATAVADDR1 Position /
Kojto	100:cbbeb26dbd92	852	#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /!< DWT FUNCTION: DATAVADDR1 Mask /
Kojto	100:cbbeb26dbd92	853
Kojto	100:cbbeb26dbd92	854	#define DWT_FUNCTION_DATAVADDR0_Pos 12 /!< DWT FUNCTION: DATAVADDR0 Position /
Kojto	100:cbbeb26dbd92	855	#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /!< DWT FUNCTION: DATAVADDR0 Mask /
Kojto	100:cbbeb26dbd92	856
Kojto	100:cbbeb26dbd92	857	#define DWT_FUNCTION_DATAVSIZE_Pos 10 /!< DWT FUNCTION: DATAVSIZE Position /
Kojto	100:cbbeb26dbd92	858	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
Kojto	100:cbbeb26dbd92	859
Kojto	100:cbbeb26dbd92	860	#define DWT_FUNCTION_LNK1ENA_Pos 9 /!< DWT FUNCTION: LNK1ENA Position /
Kojto	100:cbbeb26dbd92	861	#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /!< DWT FUNCTION: LNK1ENA Mask /
Kojto	100:cbbeb26dbd92	862
Kojto	100:cbbeb26dbd92	863	#define DWT_FUNCTION_DATAVMATCH_Pos 8 /!< DWT FUNCTION: DATAVMATCH Position /
Kojto	100:cbbeb26dbd92	864	#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /!< DWT FUNCTION: DATAVMATCH Mask /
Kojto	100:cbbeb26dbd92	865
Kojto	100:cbbeb26dbd92	866	#define DWT_FUNCTION_CYCMATCH_Pos 7 /!< DWT FUNCTION: CYCMATCH Position /
Kojto	100:cbbeb26dbd92	867	#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /!< DWT FUNCTION: CYCMATCH Mask /
Kojto	100:cbbeb26dbd92	868
Kojto	100:cbbeb26dbd92	869	#define DWT_FUNCTION_EMITRANGE_Pos 5 /!< DWT FUNCTION: EMITRANGE Position /
Kojto	100:cbbeb26dbd92	870	#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /!< DWT FUNCTION: EMITRANGE Mask /
Kojto	100:cbbeb26dbd92	871
Kojto	100:cbbeb26dbd92	872	#define DWT_FUNCTION_FUNCTION_Pos 0 /!< DWT FUNCTION: FUNCTION Position /
Kojto	100:cbbeb26dbd92	873	#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /!< DWT FUNCTION: FUNCTION Mask /
Kojto	100:cbbeb26dbd92	874
Kojto	100:cbbeb26dbd92	875	/@}/ /* end of group CMSIS_DWT */
Kojto	100:cbbeb26dbd92	876
Kojto	100:cbbeb26dbd92	877
Kojto	100:cbbeb26dbd92	878	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	879	\defgroup CMSIS_TPI Trace Port Interface (TPI)
Kojto	100:cbbeb26dbd92	880	\brief Type definitions for the Trace Port Interface (TPI)
Kojto	100:cbbeb26dbd92	881	@{
Kojto	100:cbbeb26dbd92	882	*/
Kojto	100:cbbeb26dbd92	883
Kojto	100:cbbeb26dbd92	884	/** \brief Structure type to access the Trace Port Interface Register (TPI).
Kojto	100:cbbeb26dbd92	885	*/
Kojto	100:cbbeb26dbd92	886	typedef struct
Kojto	100:cbbeb26dbd92	887	{
Kojto	100:cbbeb26dbd92	888	__IO uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
Kojto	100:cbbeb26dbd92	889	__IO uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
Kojto	100:cbbeb26dbd92	890	uint32_t RESERVED0[2];
Kojto	100:cbbeb26dbd92	891	__IO uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
Kojto	100:cbbeb26dbd92	892	uint32_t RESERVED1[55];
Kojto	100:cbbeb26dbd92	893	__IO uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
Kojto	100:cbbeb26dbd92	894	uint32_t RESERVED2[131];
Kojto	100:cbbeb26dbd92	895	__I uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
Kojto	100:cbbeb26dbd92	896	__IO uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
Kojto	100:cbbeb26dbd92	897	__I uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
Kojto	100:cbbeb26dbd92	898	uint32_t RESERVED3[759];
Kojto	100:cbbeb26dbd92	899	__I uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
Kojto	100:cbbeb26dbd92	900	__I uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
Kojto	100:cbbeb26dbd92	901	__I uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
Kojto	100:cbbeb26dbd92	902	uint32_t RESERVED4[1];
Kojto	100:cbbeb26dbd92	903	__I uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
Kojto	100:cbbeb26dbd92	904	__I uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
Kojto	100:cbbeb26dbd92	905	__IO uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
Kojto	100:cbbeb26dbd92	906	uint32_t RESERVED5[39];
Kojto	100:cbbeb26dbd92	907	__IO uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
Kojto	100:cbbeb26dbd92	908	__IO uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
Kojto	100:cbbeb26dbd92	909	uint32_t RESERVED7[8];
Kojto	100:cbbeb26dbd92	910	__I uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
Kojto	100:cbbeb26dbd92	911	__I uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
Kojto	100:cbbeb26dbd92	912	} TPI_Type;
Kojto	100:cbbeb26dbd92	913
Kojto	100:cbbeb26dbd92	914	/* TPI Asynchronous Clock Prescaler Register Definitions */
Kojto	100:cbbeb26dbd92	915	#define TPI_ACPR_PRESCALER_Pos 0 /!< TPI ACPR: PRESCALER Position /
Kojto	100:cbbeb26dbd92	916	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /!< TPI ACPR: PRESCALER Mask /
Kojto	100:cbbeb26dbd92	917
Kojto	100:cbbeb26dbd92	918	/* TPI Selected Pin Protocol Register Definitions */
Kojto	100:cbbeb26dbd92	919	#define TPI_SPPR_TXMODE_Pos 0 /!< TPI SPPR: TXMODE Position /
Kojto	100:cbbeb26dbd92	920	#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /!< TPI SPPR: TXMODE Mask /
Kojto	100:cbbeb26dbd92	921
Kojto	100:cbbeb26dbd92	922	/* TPI Formatter and Flush Status Register Definitions */
Kojto	100:cbbeb26dbd92	923	#define TPI_FFSR_FtNonStop_Pos 3 /!< TPI FFSR: FtNonStop Position /
Kojto	100:cbbeb26dbd92	924	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
Kojto	100:cbbeb26dbd92	925
Kojto	100:cbbeb26dbd92	926	#define TPI_FFSR_TCPresent_Pos 2 /!< TPI FFSR: TCPresent Position /
Kojto	100:cbbeb26dbd92	927	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
Kojto	100:cbbeb26dbd92	928
Kojto	100:cbbeb26dbd92	929	#define TPI_FFSR_FtStopped_Pos 1 /!< TPI FFSR: FtStopped Position /
Kojto	100:cbbeb26dbd92	930	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
Kojto	100:cbbeb26dbd92	931
Kojto	100:cbbeb26dbd92	932	#define TPI_FFSR_FlInProg_Pos 0 /!< TPI FFSR: FlInProg Position /
Kojto	100:cbbeb26dbd92	933	#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /!< TPI FFSR: FlInProg Mask /
Kojto	100:cbbeb26dbd92	934
Kojto	100:cbbeb26dbd92	935	/* TPI Formatter and Flush Control Register Definitions */
Kojto	100:cbbeb26dbd92	936	#define TPI_FFCR_TrigIn_Pos 8 /!< TPI FFCR: TrigIn Position /
Kojto	100:cbbeb26dbd92	937	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
Kojto	100:cbbeb26dbd92	938
Kojto	100:cbbeb26dbd92	939	#define TPI_FFCR_EnFCont_Pos 1 /!< TPI FFCR: EnFCont Position /
Kojto	100:cbbeb26dbd92	940	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
Kojto	100:cbbeb26dbd92	941
Kojto	100:cbbeb26dbd92	942	/* TPI TRIGGER Register Definitions */
Kojto	100:cbbeb26dbd92	943	#define TPI_TRIGGER_TRIGGER_Pos 0 /!< TPI TRIGGER: TRIGGER Position /
Kojto	100:cbbeb26dbd92	944	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /!< TPI TRIGGER: TRIGGER Mask /
Kojto	100:cbbeb26dbd92	945
Kojto	100:cbbeb26dbd92	946	/* TPI Integration ETM Data Register Definitions (FIFO0) */
Kojto	100:cbbeb26dbd92	947	#define TPI_FIFO0_ITM_ATVALID_Pos 29 /!< TPI FIFO0: ITM_ATVALID Position /
Kojto	100:cbbeb26dbd92	948	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
Kojto	100:cbbeb26dbd92	949
Kojto	100:cbbeb26dbd92	950	#define TPI_FIFO0_ITM_bytecount_Pos 27 /!< TPI FIFO0: ITM_bytecount Position /
Kojto	100:cbbeb26dbd92	951	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
Kojto	100:cbbeb26dbd92	952
Kojto	100:cbbeb26dbd92	953	#define TPI_FIFO0_ETM_ATVALID_Pos 26 /!< TPI FIFO0: ETM_ATVALID Position /
Kojto	100:cbbeb26dbd92	954	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
Kojto	100:cbbeb26dbd92	955
Kojto	100:cbbeb26dbd92	956	#define TPI_FIFO0_ETM_bytecount_Pos 24 /!< TPI FIFO0: ETM_bytecount Position /
Kojto	100:cbbeb26dbd92	957	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
Kojto	100:cbbeb26dbd92	958
Kojto	100:cbbeb26dbd92	959	#define TPI_FIFO0_ETM2_Pos 16 /!< TPI FIFO0: ETM2 Position /
Kojto	100:cbbeb26dbd92	960	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
Kojto	100:cbbeb26dbd92	961
Kojto	100:cbbeb26dbd92	962	#define TPI_FIFO0_ETM1_Pos 8 /!< TPI FIFO0: ETM1 Position /
Kojto	100:cbbeb26dbd92	963	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
Kojto	100:cbbeb26dbd92	964
Kojto	100:cbbeb26dbd92	965	#define TPI_FIFO0_ETM0_Pos 0 /!< TPI FIFO0: ETM0 Position /
Kojto	100:cbbeb26dbd92	966	#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /!< TPI FIFO0: ETM0 Mask /
Kojto	100:cbbeb26dbd92	967
Kojto	100:cbbeb26dbd92	968	/* TPI ITATBCTR2 Register Definitions */
Kojto	100:cbbeb26dbd92	969	#define TPI_ITATBCTR2_ATREADY_Pos 0 /!< TPI ITATBCTR2: ATREADY Position /
Kojto	100:cbbeb26dbd92	970	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /!< TPI ITATBCTR2: ATREADY Mask /
Kojto	100:cbbeb26dbd92	971
Kojto	100:cbbeb26dbd92	972	/* TPI Integration ITM Data Register Definitions (FIFO1) */
Kojto	100:cbbeb26dbd92	973	#define TPI_FIFO1_ITM_ATVALID_Pos 29 /!< TPI FIFO1: ITM_ATVALID Position /
Kojto	100:cbbeb26dbd92	974	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
Kojto	100:cbbeb26dbd92	975
Kojto	100:cbbeb26dbd92	976	#define TPI_FIFO1_ITM_bytecount_Pos 27 /!< TPI FIFO1: ITM_bytecount Position /
Kojto	100:cbbeb26dbd92	977	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
Kojto	100:cbbeb26dbd92	978
Kojto	100:cbbeb26dbd92	979	#define TPI_FIFO1_ETM_ATVALID_Pos 26 /!< TPI FIFO1: ETM_ATVALID Position /
Kojto	100:cbbeb26dbd92	980	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
Kojto	100:cbbeb26dbd92	981
Kojto	100:cbbeb26dbd92	982	#define TPI_FIFO1_ETM_bytecount_Pos 24 /!< TPI FIFO1: ETM_bytecount Position /
Kojto	100:cbbeb26dbd92	983	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
Kojto	100:cbbeb26dbd92	984
Kojto	100:cbbeb26dbd92	985	#define TPI_FIFO1_ITM2_Pos 16 /!< TPI FIFO1: ITM2 Position /
Kojto	100:cbbeb26dbd92	986	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
Kojto	100:cbbeb26dbd92	987
Kojto	100:cbbeb26dbd92	988	#define TPI_FIFO1_ITM1_Pos 8 /!< TPI FIFO1: ITM1 Position /
Kojto	100:cbbeb26dbd92	989	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
Kojto	100:cbbeb26dbd92	990
Kojto	100:cbbeb26dbd92	991	#define TPI_FIFO1_ITM0_Pos 0 /!< TPI FIFO1: ITM0 Position /
Kojto	100:cbbeb26dbd92	992	#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /!< TPI FIFO1: ITM0 Mask /
Kojto	100:cbbeb26dbd92	993
Kojto	100:cbbeb26dbd92	994	/* TPI ITATBCTR0 Register Definitions */
Kojto	100:cbbeb26dbd92	995	#define TPI_ITATBCTR0_ATREADY_Pos 0 /!< TPI ITATBCTR0: ATREADY Position /
Kojto	100:cbbeb26dbd92	996	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /!< TPI ITATBCTR0: ATREADY Mask /
Kojto	100:cbbeb26dbd92	997
Kojto	100:cbbeb26dbd92	998	/* TPI Integration Mode Control Register Definitions */
Kojto	100:cbbeb26dbd92	999	#define TPI_ITCTRL_Mode_Pos 0 /!< TPI ITCTRL: Mode Position /
Kojto	100:cbbeb26dbd92	1000	#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /!< TPI ITCTRL: Mode Mask /
Kojto	100:cbbeb26dbd92	1001
Kojto	100:cbbeb26dbd92	1002	/* TPI DEVID Register Definitions */
Kojto	100:cbbeb26dbd92	1003	#define TPI_DEVID_NRZVALID_Pos 11 /!< TPI DEVID: NRZVALID Position /
Kojto	100:cbbeb26dbd92	1004	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
Kojto	100:cbbeb26dbd92	1005
Kojto	100:cbbeb26dbd92	1006	#define TPI_DEVID_MANCVALID_Pos 10 /!< TPI DEVID: MANCVALID Position /
Kojto	100:cbbeb26dbd92	1007	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
Kojto	100:cbbeb26dbd92	1008
Kojto	100:cbbeb26dbd92	1009	#define TPI_DEVID_PTINVALID_Pos 9 /!< TPI DEVID: PTINVALID Position /
Kojto	100:cbbeb26dbd92	1010	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
Kojto	100:cbbeb26dbd92	1011
Kojto	100:cbbeb26dbd92	1012	#define TPI_DEVID_MinBufSz_Pos 6 /!< TPI DEVID: MinBufSz Position /
Kojto	100:cbbeb26dbd92	1013	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
Kojto	100:cbbeb26dbd92	1014
Kojto	100:cbbeb26dbd92	1015	#define TPI_DEVID_AsynClkIn_Pos 5 /!< TPI DEVID: AsynClkIn Position /
Kojto	100:cbbeb26dbd92	1016	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
Kojto	100:cbbeb26dbd92	1017
Kojto	100:cbbeb26dbd92	1018	#define TPI_DEVID_NrTraceInput_Pos 0 /!< TPI DEVID: NrTraceInput Position /
Kojto	100:cbbeb26dbd92	1019	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /!< TPI DEVID: NrTraceInput Mask /
Kojto	100:cbbeb26dbd92	1020
Kojto	100:cbbeb26dbd92	1021	/* TPI DEVTYPE Register Definitions */
Kojto	100:cbbeb26dbd92	1022	#define TPI_DEVTYPE_SubType_Pos 0 /!< TPI DEVTYPE: SubType Position /
Kojto	100:cbbeb26dbd92	1023	#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /!< TPI DEVTYPE: SubType Mask /
Kojto	100:cbbeb26dbd92	1024
Kojto	100:cbbeb26dbd92	1025	#define TPI_DEVTYPE_MajorType_Pos 4 /!< TPI DEVTYPE: MajorType Position /
Kojto	100:cbbeb26dbd92	1026	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
Kojto	100:cbbeb26dbd92	1027
Kojto	100:cbbeb26dbd92	1028	/@}/ /* end of group CMSIS_TPI */
Kojto	100:cbbeb26dbd92	1029
Kojto	100:cbbeb26dbd92	1030
Kojto	100:cbbeb26dbd92	1031	#if (__MPU_PRESENT == 1)
Kojto	100:cbbeb26dbd92	1032	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	1033	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
Kojto	100:cbbeb26dbd92	1034	\brief Type definitions for the Memory Protection Unit (MPU)
Kojto	100:cbbeb26dbd92	1035	@{
Kojto	100:cbbeb26dbd92	1036	*/
Kojto	100:cbbeb26dbd92	1037
Kojto	100:cbbeb26dbd92	1038	/** \brief Structure type to access the Memory Protection Unit (MPU).
Kojto	100:cbbeb26dbd92	1039	*/
Kojto	100:cbbeb26dbd92	1040	typedef struct
Kojto	100:cbbeb26dbd92	1041	{
Kojto	100:cbbeb26dbd92	1042	__I uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
Kojto	100:cbbeb26dbd92	1043	__IO uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
Kojto	100:cbbeb26dbd92	1044	__IO uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region RNRber Register /
Kojto	100:cbbeb26dbd92	1045	__IO uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
Kojto	100:cbbeb26dbd92	1046	__IO uint32_t RASR; /!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register /
Kojto	100:cbbeb26dbd92	1047	__IO uint32_t RBAR_A1; /!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register /
Kojto	100:cbbeb26dbd92	1048	__IO uint32_t RASR_A1; /!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register /
Kojto	100:cbbeb26dbd92	1049	__IO uint32_t RBAR_A2; /!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register /
Kojto	100:cbbeb26dbd92	1050	__IO uint32_t RASR_A2; /!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register /
Kojto	100:cbbeb26dbd92	1051	__IO uint32_t RBAR_A3; /!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register /
Kojto	100:cbbeb26dbd92	1052	__IO uint32_t RASR_A3; /!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register /
Kojto	100:cbbeb26dbd92	1053	} MPU_Type;
Kojto	100:cbbeb26dbd92	1054
Kojto	100:cbbeb26dbd92	1055	/* MPU Type Register */
Kojto	100:cbbeb26dbd92	1056	#define MPU_TYPE_IREGION_Pos 16 /!< MPU TYPE: IREGION Position /
Kojto	100:cbbeb26dbd92	1057	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
Kojto	100:cbbeb26dbd92	1058
Kojto	100:cbbeb26dbd92	1059	#define MPU_TYPE_DREGION_Pos 8 /!< MPU TYPE: DREGION Position /
Kojto	100:cbbeb26dbd92	1060	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
Kojto	100:cbbeb26dbd92	1061
Kojto	100:cbbeb26dbd92	1062	#define MPU_TYPE_SEPARATE_Pos 0 /!< MPU TYPE: SEPARATE Position /
Kojto	100:cbbeb26dbd92	1063	#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /!< MPU TYPE: SEPARATE Mask /
Kojto	100:cbbeb26dbd92	1064
Kojto	100:cbbeb26dbd92	1065	/* MPU Control Register */
Kojto	100:cbbeb26dbd92	1066	#define MPU_CTRL_PRIVDEFENA_Pos 2 /!< MPU CTRL: PRIVDEFENA Position /
Kojto	100:cbbeb26dbd92	1067	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
Kojto	100:cbbeb26dbd92	1068
Kojto	100:cbbeb26dbd92	1069	#define MPU_CTRL_HFNMIENA_Pos 1 /!< MPU CTRL: HFNMIENA Position /
Kojto	100:cbbeb26dbd92	1070	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
Kojto	100:cbbeb26dbd92	1071
Kojto	100:cbbeb26dbd92	1072	#define MPU_CTRL_ENABLE_Pos 0 /!< MPU CTRL: ENABLE Position /
Kojto	100:cbbeb26dbd92	1073	#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /!< MPU CTRL: ENABLE Mask /
Kojto	100:cbbeb26dbd92	1074
Kojto	100:cbbeb26dbd92	1075	/* MPU Region Number Register */
Kojto	100:cbbeb26dbd92	1076	#define MPU_RNR_REGION_Pos 0 /!< MPU RNR: REGION Position /
Kojto	100:cbbeb26dbd92	1077	#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /!< MPU RNR: REGION Mask /
Kojto	100:cbbeb26dbd92	1078
Kojto	100:cbbeb26dbd92	1079	/* MPU Region Base Address Register */
Kojto	100:cbbeb26dbd92	1080	#define MPU_RBAR_ADDR_Pos 5 /!< MPU RBAR: ADDR Position /
Kojto	100:cbbeb26dbd92	1081	#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /!< MPU RBAR: ADDR Mask /
Kojto	100:cbbeb26dbd92	1082
Kojto	100:cbbeb26dbd92	1083	#define MPU_RBAR_VALID_Pos 4 /!< MPU RBAR: VALID Position /
Kojto	100:cbbeb26dbd92	1084	#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /!< MPU RBAR: VALID Mask /
Kojto	100:cbbeb26dbd92	1085
Kojto	100:cbbeb26dbd92	1086	#define MPU_RBAR_REGION_Pos 0 /!< MPU RBAR: REGION Position /
Kojto	100:cbbeb26dbd92	1087	#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /!< MPU RBAR: REGION Mask /
Kojto	100:cbbeb26dbd92	1088
Kojto	100:cbbeb26dbd92	1089	/* MPU Region Attribute and Size Register */
Kojto	100:cbbeb26dbd92	1090	#define MPU_RASR_ATTRS_Pos 16 /!< MPU RASR: MPU Region Attribute field Position /
Kojto	100:cbbeb26dbd92	1091	#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /!< MPU RASR: MPU Region Attribute field Mask /
Kojto	100:cbbeb26dbd92	1092
Kojto	100:cbbeb26dbd92	1093	#define MPU_RASR_XN_Pos 28 /!< MPU RASR: ATTRS.XN Position /
Kojto	100:cbbeb26dbd92	1094	#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /!< MPU RASR: ATTRS.XN Mask /
Kojto	100:cbbeb26dbd92	1095
Kojto	100:cbbeb26dbd92	1096	#define MPU_RASR_AP_Pos 24 /!< MPU RASR: ATTRS.AP Position /
Kojto	100:cbbeb26dbd92	1097	#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /!< MPU RASR: ATTRS.AP Mask /
Kojto	100:cbbeb26dbd92	1098
Kojto	100:cbbeb26dbd92	1099	#define MPU_RASR_TEX_Pos 19 /!< MPU RASR: ATTRS.TEX Position /
Kojto	100:cbbeb26dbd92	1100	#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /!< MPU RASR: ATTRS.TEX Mask /
Kojto	100:cbbeb26dbd92	1101
Kojto	100:cbbeb26dbd92	1102	#define MPU_RASR_S_Pos 18 /!< MPU RASR: ATTRS.S Position /
Kojto	100:cbbeb26dbd92	1103	#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /!< MPU RASR: ATTRS.S Mask /
Kojto	100:cbbeb26dbd92	1104
Kojto	100:cbbeb26dbd92	1105	#define MPU_RASR_C_Pos 17 /!< MPU RASR: ATTRS.C Position /
Kojto	100:cbbeb26dbd92	1106	#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /!< MPU RASR: ATTRS.C Mask /
Kojto	100:cbbeb26dbd92	1107
Kojto	100:cbbeb26dbd92	1108	#define MPU_RASR_B_Pos 16 /!< MPU RASR: ATTRS.B Position /
Kojto	100:cbbeb26dbd92	1109	#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /!< MPU RASR: ATTRS.B Mask /
Kojto	100:cbbeb26dbd92	1110
Kojto	100:cbbeb26dbd92	1111	#define MPU_RASR_SRD_Pos 8 /!< MPU RASR: Sub-Region Disable Position /
Kojto	100:cbbeb26dbd92	1112	#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /!< MPU RASR: Sub-Region Disable Mask /
Kojto	100:cbbeb26dbd92	1113
Kojto	100:cbbeb26dbd92	1114	#define MPU_RASR_SIZE_Pos 1 /!< MPU RASR: Region Size Field Position /
Kojto	100:cbbeb26dbd92	1115	#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /!< MPU RASR: Region Size Field Mask /
Kojto	100:cbbeb26dbd92	1116
Kojto	100:cbbeb26dbd92	1117	#define MPU_RASR_ENABLE_Pos 0 /!< MPU RASR: Region enable bit Position /
Kojto	100:cbbeb26dbd92	1118	#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /!< MPU RASR: Region enable bit Disable Mask /
Kojto	100:cbbeb26dbd92	1119
Kojto	100:cbbeb26dbd92	1120	/@} end of group CMSIS_MPU /
Kojto	100:cbbeb26dbd92	1121	#endif
Kojto	100:cbbeb26dbd92	1122
Kojto	100:cbbeb26dbd92	1123
Kojto	100:cbbeb26dbd92	1124	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	1125	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
Kojto	100:cbbeb26dbd92	1126	\brief Type definitions for the Core Debug Registers
Kojto	100:cbbeb26dbd92	1127	@{
Kojto	100:cbbeb26dbd92	1128	*/
Kojto	100:cbbeb26dbd92	1129
Kojto	100:cbbeb26dbd92	1130	/** \brief Structure type to access the Core Debug Register (CoreDebug).
Kojto	100:cbbeb26dbd92	1131	*/
Kojto	100:cbbeb26dbd92	1132	typedef struct
Kojto	100:cbbeb26dbd92	1133	{
Kojto	100:cbbeb26dbd92	1134	__IO uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
Kojto	100:cbbeb26dbd92	1135	__O uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
Kojto	100:cbbeb26dbd92	1136	__IO uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
Kojto	100:cbbeb26dbd92	1137	__IO uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
Kojto	100:cbbeb26dbd92	1138	} CoreDebug_Type;
Kojto	100:cbbeb26dbd92	1139
Kojto	100:cbbeb26dbd92	1140	/* Debug Halting Control and Status Register */
Kojto	100:cbbeb26dbd92	1141	#define CoreDebug_DHCSR_DBGKEY_Pos 16 /!< CoreDebug DHCSR: DBGKEY Position /
Kojto	100:cbbeb26dbd92	1142	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
Kojto	100:cbbeb26dbd92	1143
Kojto	100:cbbeb26dbd92	1144	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /!< CoreDebug DHCSR: S_RESET_ST Position /
Kojto	100:cbbeb26dbd92	1145	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
Kojto	100:cbbeb26dbd92	1146
Kojto	100:cbbeb26dbd92	1147	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /!< CoreDebug DHCSR: S_RETIRE_ST Position /
Kojto	100:cbbeb26dbd92	1148	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
Kojto	100:cbbeb26dbd92	1149
Kojto	100:cbbeb26dbd92	1150	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /!< CoreDebug DHCSR: S_LOCKUP Position /
Kojto	100:cbbeb26dbd92	1151	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
Kojto	100:cbbeb26dbd92	1152
Kojto	100:cbbeb26dbd92	1153	#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /!< CoreDebug DHCSR: S_SLEEP Position /
Kojto	100:cbbeb26dbd92	1154	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
Kojto	100:cbbeb26dbd92	1155
Kojto	100:cbbeb26dbd92	1156	#define CoreDebug_DHCSR_S_HALT_Pos 17 /!< CoreDebug DHCSR: S_HALT Position /
Kojto	100:cbbeb26dbd92	1157	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
Kojto	100:cbbeb26dbd92	1158
Kojto	100:cbbeb26dbd92	1159	#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /!< CoreDebug DHCSR: S_REGRDY Position /
Kojto	100:cbbeb26dbd92	1160	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
Kojto	100:cbbeb26dbd92	1161
Kojto	100:cbbeb26dbd92	1162	#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /!< CoreDebug DHCSR: C_SNAPSTALL Position /
Kojto	100:cbbeb26dbd92	1163	#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /!< CoreDebug DHCSR: C_SNAPSTALL Mask /
Kojto	100:cbbeb26dbd92	1164
Kojto	100:cbbeb26dbd92	1165	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /!< CoreDebug DHCSR: C_MASKINTS Position /
Kojto	100:cbbeb26dbd92	1166	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
Kojto	100:cbbeb26dbd92	1167
Kojto	100:cbbeb26dbd92	1168	#define CoreDebug_DHCSR_C_STEP_Pos 2 /!< CoreDebug DHCSR: C_STEP Position /
Kojto	100:cbbeb26dbd92	1169	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
Kojto	100:cbbeb26dbd92	1170
Kojto	100:cbbeb26dbd92	1171	#define CoreDebug_DHCSR_C_HALT_Pos 1 /!< CoreDebug DHCSR: C_HALT Position /
Kojto	100:cbbeb26dbd92	1172	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
Kojto	100:cbbeb26dbd92	1173
Kojto	100:cbbeb26dbd92	1174	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /!< CoreDebug DHCSR: C_DEBUGEN Position /
Kojto	100:cbbeb26dbd92	1175	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
Kojto	100:cbbeb26dbd92	1176
Kojto	100:cbbeb26dbd92	1177	/* Debug Core Register Selector Register */
Kojto	100:cbbeb26dbd92	1178	#define CoreDebug_DCRSR_REGWnR_Pos 16 /!< CoreDebug DCRSR: REGWnR Position /
Kojto	100:cbbeb26dbd92	1179	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
Kojto	100:cbbeb26dbd92	1180
Kojto	100:cbbeb26dbd92	1181	#define CoreDebug_DCRSR_REGSEL_Pos 0 /!< CoreDebug DCRSR: REGSEL Position /
Kojto	100:cbbeb26dbd92	1182	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /!< CoreDebug DCRSR: REGSEL Mask /
Kojto	100:cbbeb26dbd92	1183
Kojto	100:cbbeb26dbd92	1184	/* Debug Exception and Monitor Control Register */
Kojto	100:cbbeb26dbd92	1185	#define CoreDebug_DEMCR_TRCENA_Pos 24 /!< CoreDebug DEMCR: TRCENA Position /
Kojto	100:cbbeb26dbd92	1186	#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /!< CoreDebug DEMCR: TRCENA Mask /
Kojto	100:cbbeb26dbd92	1187
Kojto	100:cbbeb26dbd92	1188	#define CoreDebug_DEMCR_MON_REQ_Pos 19 /!< CoreDebug DEMCR: MON_REQ Position /
Kojto	100:cbbeb26dbd92	1189	#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /!< CoreDebug DEMCR: MON_REQ Mask /
Kojto	100:cbbeb26dbd92	1190
Kojto	100:cbbeb26dbd92	1191	#define CoreDebug_DEMCR_MON_STEP_Pos 18 /!< CoreDebug DEMCR: MON_STEP Position /
Kojto	100:cbbeb26dbd92	1192	#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /!< CoreDebug DEMCR: MON_STEP Mask /
Kojto	100:cbbeb26dbd92	1193
Kojto	100:cbbeb26dbd92	1194	#define CoreDebug_DEMCR_MON_PEND_Pos 17 /!< CoreDebug DEMCR: MON_PEND Position /
Kojto	100:cbbeb26dbd92	1195	#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /!< CoreDebug DEMCR: MON_PEND Mask /
Kojto	100:cbbeb26dbd92	1196
Kojto	100:cbbeb26dbd92	1197	#define CoreDebug_DEMCR_MON_EN_Pos 16 /!< CoreDebug DEMCR: MON_EN Position /
Kojto	100:cbbeb26dbd92	1198	#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /!< CoreDebug DEMCR: MON_EN Mask /
Kojto	100:cbbeb26dbd92	1199
Kojto	100:cbbeb26dbd92	1200	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /!< CoreDebug DEMCR: VC_HARDERR Position /
Kojto	100:cbbeb26dbd92	1201	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
Kojto	100:cbbeb26dbd92	1202
Kojto	100:cbbeb26dbd92	1203	#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /!< CoreDebug DEMCR: VC_INTERR Position /
Kojto	100:cbbeb26dbd92	1204	#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /!< CoreDebug DEMCR: VC_INTERR Mask /
Kojto	100:cbbeb26dbd92	1205
Kojto	100:cbbeb26dbd92	1206	#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /!< CoreDebug DEMCR: VC_BUSERR Position /
Kojto	100:cbbeb26dbd92	1207	#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /!< CoreDebug DEMCR: VC_BUSERR Mask /
Kojto	100:cbbeb26dbd92	1208
Kojto	100:cbbeb26dbd92	1209	#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /!< CoreDebug DEMCR: VC_STATERR Position /
Kojto	100:cbbeb26dbd92	1210	#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /!< CoreDebug DEMCR: VC_STATERR Mask /
Kojto	100:cbbeb26dbd92	1211
Kojto	100:cbbeb26dbd92	1212	#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /!< CoreDebug DEMCR: VC_CHKERR Position /
Kojto	100:cbbeb26dbd92	1213	#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /!< CoreDebug DEMCR: VC_CHKERR Mask /
Kojto	100:cbbeb26dbd92	1214
Kojto	100:cbbeb26dbd92	1215	#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /!< CoreDebug DEMCR: VC_NOCPERR Position /
Kojto	100:cbbeb26dbd92	1216	#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /!< CoreDebug DEMCR: VC_NOCPERR Mask /
Kojto	100:cbbeb26dbd92	1217
Kojto	100:cbbeb26dbd92	1218	#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /!< CoreDebug DEMCR: VC_MMERR Position /
Kojto	100:cbbeb26dbd92	1219	#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /!< CoreDebug DEMCR: VC_MMERR Mask /
Kojto	100:cbbeb26dbd92	1220
Kojto	100:cbbeb26dbd92	1221	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /!< CoreDebug DEMCR: VC_CORERESET Position /
Kojto	100:cbbeb26dbd92	1222	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /!< CoreDebug DEMCR: VC_CORERESET Mask /
Kojto	100:cbbeb26dbd92	1223
Kojto	100:cbbeb26dbd92	1224	/@} end of group CMSIS_CoreDebug /
Kojto	100:cbbeb26dbd92	1225
Kojto	100:cbbeb26dbd92	1226
Kojto	100:cbbeb26dbd92	1227	/** \ingroup CMSIS_core_register
Kojto	100:cbbeb26dbd92	1228	\defgroup CMSIS_core_base Core Definitions
Kojto	100:cbbeb26dbd92	1229	\brief Definitions for base addresses, unions, and structures.
Kojto	100:cbbeb26dbd92	1230	@{
Kojto	100:cbbeb26dbd92	1231	*/
Kojto	100:cbbeb26dbd92	1232
Kojto	100:cbbeb26dbd92	1233	/* Memory mapping of Cortex-M3 Hardware */
Kojto	100:cbbeb26dbd92	1234	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
Kojto	100:cbbeb26dbd92	1235	#define ITM_BASE (0xE0000000UL) /!< ITM Base Address /
Kojto	100:cbbeb26dbd92	1236	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
Kojto	100:cbbeb26dbd92	1237	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
Kojto	100:cbbeb26dbd92	1238	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
Kojto	100:cbbeb26dbd92	1239	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
Kojto	100:cbbeb26dbd92	1240	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
Kojto	100:cbbeb26dbd92	1241	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
Kojto	100:cbbeb26dbd92	1242
Kojto	100:cbbeb26dbd92	1243	#define SCnSCB ((SCnSCB_Type ) SCS_BASE ) /!< System control Register not in SCB */
Kojto	100:cbbeb26dbd92	1244	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
Kojto	100:cbbeb26dbd92	1245	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
Kojto	100:cbbeb26dbd92	1246	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
Kojto	100:cbbeb26dbd92	1247	#define ITM ((ITM_Type ) ITM_BASE ) /!< ITM configuration struct */
Kojto	100:cbbeb26dbd92	1248	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
Kojto	100:cbbeb26dbd92	1249	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
Kojto	100:cbbeb26dbd92	1250	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE) /!< Core Debug configuration struct */
Kojto	100:cbbeb26dbd92	1251
Kojto	100:cbbeb26dbd92	1252	#if (__MPU_PRESENT == 1)
Kojto	100:cbbeb26dbd92	1253	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
Kojto	100:cbbeb26dbd92	1254	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
Kojto	100:cbbeb26dbd92	1255	#endif
Kojto	100:cbbeb26dbd92	1256
Kojto	100:cbbeb26dbd92	1257	/@} /
Kojto	100:cbbeb26dbd92	1258
Kojto	100:cbbeb26dbd92	1259
Kojto	100:cbbeb26dbd92	1260
Kojto	100:cbbeb26dbd92	1261	/*******************************************************************************
Kojto	100:cbbeb26dbd92	1262	* Hardware Abstraction Layer
Kojto	100:cbbeb26dbd92	1263	Core Function Interface contains:
Kojto	100:cbbeb26dbd92	1264	- Core NVIC Functions
Kojto	100:cbbeb26dbd92	1265	- Core SysTick Functions
Kojto	100:cbbeb26dbd92	1266	- Core Debug Functions
Kojto	100:cbbeb26dbd92	1267	- Core Register Access Functions
Kojto	100:cbbeb26dbd92	1268	******************************************************************************/
Kojto	100:cbbeb26dbd92	1269	/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
Kojto	100:cbbeb26dbd92	1270	*/
Kojto	100:cbbeb26dbd92	1271
Kojto	100:cbbeb26dbd92	1272
Kojto	100:cbbeb26dbd92	1273
Kojto	100:cbbeb26dbd92	1274	/* ########################## NVIC functions #################################### */
Kojto	100:cbbeb26dbd92	1275	/** \ingroup CMSIS_Core_FunctionInterface
Kojto	100:cbbeb26dbd92	1276	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
Kojto	100:cbbeb26dbd92	1277	\brief Functions that manage interrupts and exceptions via the NVIC.
Kojto	100:cbbeb26dbd92	1278	@{
Kojto	100:cbbeb26dbd92	1279	*/
Kojto	100:cbbeb26dbd92	1280
Kojto	100:cbbeb26dbd92	1281	/** \brief Set Priority Grouping
Kojto	100:cbbeb26dbd92	1282
Kojto	100:cbbeb26dbd92	1283	The function sets the priority grouping field using the required unlock sequence.
Kojto	100:cbbeb26dbd92	1284	The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
Kojto	100:cbbeb26dbd92	1285	Only values from 0..7 are used.
Kojto	100:cbbeb26dbd92	1286	In case of a conflict between priority grouping and available
Kojto	100:cbbeb26dbd92	1287	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
Kojto	100:cbbeb26dbd92	1288
Kojto	100:cbbeb26dbd92	1289	\param [in] PriorityGroup Priority grouping field.
Kojto	100:cbbeb26dbd92	1290	*/
Kojto	100:cbbeb26dbd92	1291	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Kojto	100:cbbeb26dbd92	1292	{
Kojto	100:cbbeb26dbd92	1293	uint32_t reg_value;
Kojto	100:cbbeb26dbd92	1294	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
Kojto	100:cbbeb26dbd92	1295
Kojto	100:cbbeb26dbd92	1296	reg_value = SCB->AIRCR; /* read old register configuration */
Kojto	100:cbbeb26dbd92	1297	reg_value &= ~(SCB_AIRCR_VECTKEY_Msk \| SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
Kojto	100:cbbeb26dbd92	1298	reg_value = (reg_value \|
Kojto	100:cbbeb26dbd92	1299	((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
Kojto	100:cbbeb26dbd92	1300	(PriorityGroupTmp << 8)); /* Insert write key and priorty group */
Kojto	100:cbbeb26dbd92	1301	SCB->AIRCR = reg_value;
Kojto	100:cbbeb26dbd92	1302	}
Kojto	100:cbbeb26dbd92	1303
Kojto	100:cbbeb26dbd92	1304
Kojto	100:cbbeb26dbd92	1305	/** \brief Get Priority Grouping
Kojto	100:cbbeb26dbd92	1306
Kojto	100:cbbeb26dbd92	1307	The function reads the priority grouping field from the NVIC Interrupt Controller.
Kojto	100:cbbeb26dbd92	1308
Kojto	100:cbbeb26dbd92	1309	\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
Kojto	100:cbbeb26dbd92	1310	*/
Kojto	100:cbbeb26dbd92	1311	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Kojto	100:cbbeb26dbd92	1312	{
Kojto	100:cbbeb26dbd92	1313	return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
Kojto	100:cbbeb26dbd92	1314	}
Kojto	100:cbbeb26dbd92	1315
Kojto	100:cbbeb26dbd92	1316
Kojto	100:cbbeb26dbd92	1317	/** \brief Enable External Interrupt
Kojto	100:cbbeb26dbd92	1318
Kojto	100:cbbeb26dbd92	1319	The function enables a device-specific interrupt in the NVIC interrupt controller.
Kojto	100:cbbeb26dbd92	1320
Kojto	100:cbbeb26dbd92	1321	\param [in] IRQn External interrupt number. Value cannot be negative.
Kojto	100:cbbeb26dbd92	1322	*/
Kojto	100:cbbeb26dbd92	1323	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1324	{
Kojto	100:cbbeb26dbd92	1325	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
Kojto	100:cbbeb26dbd92	1326	}
Kojto	100:cbbeb26dbd92	1327
Kojto	100:cbbeb26dbd92	1328
Kojto	100:cbbeb26dbd92	1329	/** \brief Disable External Interrupt
Kojto	100:cbbeb26dbd92	1330
Kojto	100:cbbeb26dbd92	1331	The function disables a device-specific interrupt in the NVIC interrupt controller.
Kojto	100:cbbeb26dbd92	1332
Kojto	100:cbbeb26dbd92	1333	\param [in] IRQn External interrupt number. Value cannot be negative.
Kojto	100:cbbeb26dbd92	1334	*/
Kojto	100:cbbeb26dbd92	1335	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1336	{
Kojto	100:cbbeb26dbd92	1337	NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
Kojto	100:cbbeb26dbd92	1338	}
Kojto	100:cbbeb26dbd92	1339
Kojto	100:cbbeb26dbd92	1340
Kojto	100:cbbeb26dbd92	1341	/** \brief Get Pending Interrupt
Kojto	100:cbbeb26dbd92	1342
Kojto	100:cbbeb26dbd92	1343	The function reads the pending register in the NVIC and returns the pending bit
Kojto	100:cbbeb26dbd92	1344	for the specified interrupt.
Kojto	100:cbbeb26dbd92	1345
Kojto	100:cbbeb26dbd92	1346	\param [in] IRQn Interrupt number.
Kojto	100:cbbeb26dbd92	1347
Kojto	100:cbbeb26dbd92	1348	\return 0 Interrupt status is not pending.
Kojto	100:cbbeb26dbd92	1349	\return 1 Interrupt status is pending.
Kojto	100:cbbeb26dbd92	1350	*/
Kojto	100:cbbeb26dbd92	1351	__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1352	{
Kojto	100:cbbeb26dbd92	1353	return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
Kojto	100:cbbeb26dbd92	1354	}
Kojto	100:cbbeb26dbd92	1355
Kojto	100:cbbeb26dbd92	1356
Kojto	100:cbbeb26dbd92	1357	/** \brief Set Pending Interrupt
Kojto	100:cbbeb26dbd92	1358
Kojto	100:cbbeb26dbd92	1359	The function sets the pending bit of an external interrupt.
Kojto	100:cbbeb26dbd92	1360
Kojto	100:cbbeb26dbd92	1361	\param [in] IRQn Interrupt number. Value cannot be negative.
Kojto	100:cbbeb26dbd92	1362	*/
Kojto	100:cbbeb26dbd92	1363	__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1364	{
Kojto	100:cbbeb26dbd92	1365	NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
Kojto	100:cbbeb26dbd92	1366	}
Kojto	100:cbbeb26dbd92	1367
Kojto	100:cbbeb26dbd92	1368
Kojto	100:cbbeb26dbd92	1369	/** \brief Clear Pending Interrupt
Kojto	100:cbbeb26dbd92	1370
Kojto	100:cbbeb26dbd92	1371	The function clears the pending bit of an external interrupt.
Kojto	100:cbbeb26dbd92	1372
Kojto	100:cbbeb26dbd92	1373	\param [in] IRQn External interrupt number. Value cannot be negative.
Kojto	100:cbbeb26dbd92	1374	*/
Kojto	100:cbbeb26dbd92	1375	__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1376	{
Kojto	100:cbbeb26dbd92	1377	NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
Kojto	100:cbbeb26dbd92	1378	}
Kojto	100:cbbeb26dbd92	1379
Kojto	100:cbbeb26dbd92	1380
Kojto	100:cbbeb26dbd92	1381	/** \brief Get Active Interrupt
Kojto	100:cbbeb26dbd92	1382
Kojto	100:cbbeb26dbd92	1383	The function reads the active register in NVIC and returns the active bit.
Kojto	100:cbbeb26dbd92	1384
Kojto	100:cbbeb26dbd92	1385	\param [in] IRQn Interrupt number.
Kojto	100:cbbeb26dbd92	1386
Kojto	100:cbbeb26dbd92	1387	\return 0 Interrupt status is not active.
Kojto	100:cbbeb26dbd92	1388	\return 1 Interrupt status is active.
Kojto	100:cbbeb26dbd92	1389	*/
Kojto	100:cbbeb26dbd92	1390	__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1391	{
Kojto	100:cbbeb26dbd92	1392	return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
Kojto	100:cbbeb26dbd92	1393	}
Kojto	100:cbbeb26dbd92	1394
Kojto	100:cbbeb26dbd92	1395
Kojto	100:cbbeb26dbd92	1396	/** \brief Set Interrupt Priority
Kojto	100:cbbeb26dbd92	1397
Kojto	100:cbbeb26dbd92	1398	The function sets the priority of an interrupt.
Kojto	100:cbbeb26dbd92	1399
Kojto	100:cbbeb26dbd92	1400	\note The priority cannot be set for every core interrupt.
Kojto	100:cbbeb26dbd92	1401
Kojto	100:cbbeb26dbd92	1402	\param [in] IRQn Interrupt number.
Kojto	100:cbbeb26dbd92	1403	\param [in] priority Priority to set.
Kojto	100:cbbeb26dbd92	1404	*/
Kojto	100:cbbeb26dbd92	1405	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Kojto	100:cbbeb26dbd92	1406	{
Kojto	100:cbbeb26dbd92	1407	if(IRQn < 0) {
Kojto	100:cbbeb26dbd92	1408	SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
Kojto	100:cbbeb26dbd92	1409	else {
Kojto	100:cbbeb26dbd92	1410	NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
Kojto	100:cbbeb26dbd92	1411	}
Kojto	100:cbbeb26dbd92	1412
Kojto	100:cbbeb26dbd92	1413
Kojto	100:cbbeb26dbd92	1414	/** \brief Get Interrupt Priority
Kojto	100:cbbeb26dbd92	1415
Kojto	100:cbbeb26dbd92	1416	The function reads the priority of an interrupt. The interrupt
Kojto	100:cbbeb26dbd92	1417	number can be positive to specify an external (device specific)
Kojto	100:cbbeb26dbd92	1418	interrupt, or negative to specify an internal (core) interrupt.
Kojto	100:cbbeb26dbd92	1419
Kojto	100:cbbeb26dbd92	1420
Kojto	100:cbbeb26dbd92	1421	\param [in] IRQn Interrupt number.
Kojto	100:cbbeb26dbd92	1422	\return Interrupt Priority. Value is aligned automatically to the implemented
Kojto	100:cbbeb26dbd92	1423	priority bits of the microcontroller.
Kojto	100:cbbeb26dbd92	1424	*/
Kojto	100:cbbeb26dbd92	1425	__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Kojto	100:cbbeb26dbd92	1426	{
Kojto	100:cbbeb26dbd92	1427
Kojto	100:cbbeb26dbd92	1428	if(IRQn < 0) {
Kojto	100:cbbeb26dbd92	1429	return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
Kojto	100:cbbeb26dbd92	1430	else {
Kojto	100:cbbeb26dbd92	1431	return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
Kojto	100:cbbeb26dbd92	1432	}
Kojto	100:cbbeb26dbd92	1433
Kojto	100:cbbeb26dbd92	1434
Kojto	100:cbbeb26dbd92	1435	/** \brief Encode Priority
Kojto	100:cbbeb26dbd92	1436
Kojto	100:cbbeb26dbd92	1437	The function encodes the priority for an interrupt with the given priority group,
Kojto	100:cbbeb26dbd92	1438	preemptive priority value, and subpriority value.
Kojto	100:cbbeb26dbd92	1439	In case of a conflict between priority grouping and available
Kojto	100:cbbeb26dbd92	1440	priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
Kojto	100:cbbeb26dbd92	1441
Kojto	100:cbbeb26dbd92	1442	\param [in] PriorityGroup Used priority group.
Kojto	100:cbbeb26dbd92	1443	\param [in] PreemptPriority Preemptive priority value (starting from 0).
Kojto	100:cbbeb26dbd92	1444	\param [in] SubPriority Subpriority value (starting from 0).
Kojto	100:cbbeb26dbd92	1445	\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
Kojto	100:cbbeb26dbd92	1446	*/
Kojto	100:cbbeb26dbd92	1447	__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Kojto	100:cbbeb26dbd92	1448	{
Kojto	100:cbbeb26dbd92	1449	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Kojto	100:cbbeb26dbd92	1450	uint32_t PreemptPriorityBits;
Kojto	100:cbbeb26dbd92	1451	uint32_t SubPriorityBits;
Kojto	100:cbbeb26dbd92	1452
Kojto	100:cbbeb26dbd92	1453	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Kojto	100:cbbeb26dbd92	1454	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Kojto	100:cbbeb26dbd92	1455
Kojto	100:cbbeb26dbd92	1456	return (
Kojto	100:cbbeb26dbd92	1457	((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) \|
Kojto	100:cbbeb26dbd92	1458	((SubPriority & ((1 << (SubPriorityBits )) - 1)))
Kojto	100:cbbeb26dbd92	1459	);
Kojto	100:cbbeb26dbd92	1460	}
Kojto	100:cbbeb26dbd92	1461
Kojto	100:cbbeb26dbd92	1462
Kojto	100:cbbeb26dbd92	1463	/** \brief Decode Priority
Kojto	100:cbbeb26dbd92	1464
Kojto	100:cbbeb26dbd92	1465	The function decodes an interrupt priority value with a given priority group to
Kojto	100:cbbeb26dbd92	1466	preemptive priority value and subpriority value.
Kojto	100:cbbeb26dbd92	1467	In case of a conflict between priority grouping and available
Kojto	100:cbbeb26dbd92	1468	priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
Kojto	100:cbbeb26dbd92	1469
Kojto	100:cbbeb26dbd92	1470	\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
Kojto	100:cbbeb26dbd92	1471	\param [in] PriorityGroup Used priority group.
Kojto	100:cbbeb26dbd92	1472	\param [out] pPreemptPriority Preemptive priority value (starting from 0).
Kojto	100:cbbeb26dbd92	1473	\param [out] pSubPriority Subpriority value (starting from 0).
Kojto	100:cbbeb26dbd92	1474	*/
Kojto	100:cbbeb26dbd92	1475	__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
Kojto	100:cbbeb26dbd92	1476	{
Kojto	100:cbbeb26dbd92	1477	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
Kojto	100:cbbeb26dbd92	1478	uint32_t PreemptPriorityBits;
Kojto	100:cbbeb26dbd92	1479	uint32_t SubPriorityBits;
Kojto	100:cbbeb26dbd92	1480
Kojto	100:cbbeb26dbd92	1481	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
Kojto	100:cbbeb26dbd92	1482	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
Kojto	100:cbbeb26dbd92	1483
Kojto	100:cbbeb26dbd92	1484	*pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
Kojto	100:cbbeb26dbd92	1485	*pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
Kojto	100:cbbeb26dbd92	1486	}
Kojto	100:cbbeb26dbd92	1487
Kojto	100:cbbeb26dbd92	1488
Kojto	100:cbbeb26dbd92	1489	/** \brief System Reset
Kojto	100:cbbeb26dbd92	1490
Kojto	100:cbbeb26dbd92	1491	The function initiates a system reset request to reset the MCU.
Kojto	100:cbbeb26dbd92	1492	*/
Kojto	100:cbbeb26dbd92	1493	__STATIC_INLINE void NVIC_SystemReset(void)
Kojto	100:cbbeb26dbd92	1494	{
Kojto	100:cbbeb26dbd92	1495	__DSB(); /* Ensure all outstanding memory accesses included
Kojto	100:cbbeb26dbd92	1496	buffered write are completed before reset */
Kojto	100:cbbeb26dbd92	1497	SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
Kojto	100:cbbeb26dbd92	1498	(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) \|
Kojto	100:cbbeb26dbd92	1499	SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
Kojto	100:cbbeb26dbd92	1500	__DSB(); /* Ensure completion of memory access */
Kojto	100:cbbeb26dbd92	1501	while(1); /* wait until reset */
Kojto	100:cbbeb26dbd92	1502	}
Kojto	100:cbbeb26dbd92	1503
Kojto	100:cbbeb26dbd92	1504	/@} end of CMSIS_Core_NVICFunctions /
Kojto	100:cbbeb26dbd92	1505
Kojto	100:cbbeb26dbd92	1506
Kojto	100:cbbeb26dbd92	1507
Kojto	100:cbbeb26dbd92	1508	/* ################################## SysTick function ############################################ */
Kojto	100:cbbeb26dbd92	1509	/** \ingroup CMSIS_Core_FunctionInterface
Kojto	100:cbbeb26dbd92	1510	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
Kojto	100:cbbeb26dbd92	1511	\brief Functions that configure the System.
Kojto	100:cbbeb26dbd92	1512	@{
Kojto	100:cbbeb26dbd92	1513	*/
Kojto	100:cbbeb26dbd92	1514
Kojto	100:cbbeb26dbd92	1515	#if (__Vendor_SysTickConfig == 0)
Kojto	100:cbbeb26dbd92	1516
Kojto	100:cbbeb26dbd92	1517	/** \brief System Tick Configuration
Kojto	100:cbbeb26dbd92	1518
Kojto	100:cbbeb26dbd92	1519	The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
Kojto	100:cbbeb26dbd92	1520	Counter is in free running mode to generate periodic interrupts.
Kojto	100:cbbeb26dbd92	1521
Kojto	100:cbbeb26dbd92	1522	\param [in] ticks Number of ticks between two interrupts.
Kojto	100:cbbeb26dbd92	1523
Kojto	100:cbbeb26dbd92	1524	\return 0 Function succeeded.
Kojto	100:cbbeb26dbd92	1525	\return 1 Function failed.
Kojto	100:cbbeb26dbd92	1526
Kojto	100:cbbeb26dbd92	1527	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
Kojto	100:cbbeb26dbd92	1528	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
Kojto	100:cbbeb26dbd92	1529	must contain a vendor-specific implementation of this function.
Kojto	100:cbbeb26dbd92	1530
Kojto	100:cbbeb26dbd92	1531	*/
Kojto	100:cbbeb26dbd92	1532	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Kojto	100:cbbeb26dbd92	1533	{
Kojto	100:cbbeb26dbd92	1534	if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
Kojto	100:cbbeb26dbd92	1535
Kojto	100:cbbeb26dbd92	1536	SysTick->LOAD = ticks - 1; /* set reload register */
Kojto	100:cbbeb26dbd92	1537	NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
Kojto	100:cbbeb26dbd92	1538	SysTick->VAL = 0; /* Load the SysTick Counter Value */
Kojto	100:cbbeb26dbd92	1539	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
Kojto	100:cbbeb26dbd92	1540	SysTick_CTRL_TICKINT_Msk \|
Kojto	100:cbbeb26dbd92	1541	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
Kojto	100:cbbeb26dbd92	1542	return (0); /* Function successful */
Kojto	100:cbbeb26dbd92	1543	}
Kojto	100:cbbeb26dbd92	1544
Kojto	100:cbbeb26dbd92	1545	#endif
Kojto	100:cbbeb26dbd92	1546
Kojto	100:cbbeb26dbd92	1547	/@} end of CMSIS_Core_SysTickFunctions /
Kojto	100:cbbeb26dbd92	1548
Kojto	100:cbbeb26dbd92	1549
Kojto	100:cbbeb26dbd92	1550
Kojto	100:cbbeb26dbd92	1551	/* ##################################### Debug In/Output function ########################################### */
Kojto	100:cbbeb26dbd92	1552	/** \ingroup CMSIS_Core_FunctionInterface
Kojto	100:cbbeb26dbd92	1553	\defgroup CMSIS_core_DebugFunctions ITM Functions
Kojto	100:cbbeb26dbd92	1554	\brief Functions that access the ITM debug interface.
Kojto	100:cbbeb26dbd92	1555	@{
Kojto	100:cbbeb26dbd92	1556	*/
Kojto	100:cbbeb26dbd92	1557
Kojto	100:cbbeb26dbd92	1558	extern volatile int32_t ITM_RxBuffer; /!< External variable to receive characters. /
Kojto	100:cbbeb26dbd92	1559	#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /!< Value identifying \ref ITM_RxBuffer is ready for next character. /
Kojto	100:cbbeb26dbd92	1560
Kojto	100:cbbeb26dbd92	1561
Kojto	100:cbbeb26dbd92	1562	/** \brief ITM Send Character
Kojto	100:cbbeb26dbd92	1563
Kojto	100:cbbeb26dbd92	1564	The function transmits a character via the ITM channel 0, and
Kojto	100:cbbeb26dbd92	1565	\li Just returns when no debugger is connected that has booked the output.
Kojto	100:cbbeb26dbd92	1566	\li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
Kojto	100:cbbeb26dbd92	1567
Kojto	100:cbbeb26dbd92	1568	\param [in] ch Character to transmit.
Kojto	100:cbbeb26dbd92	1569
Kojto	100:cbbeb26dbd92	1570	\returns Character to transmit.
Kojto	100:cbbeb26dbd92	1571	*/
Kojto	100:cbbeb26dbd92	1572	__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Kojto	100:cbbeb26dbd92	1573	{
Kojto	100:cbbeb26dbd92	1574	if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
Kojto	100:cbbeb26dbd92	1575	(ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
Kojto	100:cbbeb26dbd92	1576	{
Kojto	100:cbbeb26dbd92	1577	while (ITM->PORT[0].u32 == 0);
Kojto	100:cbbeb26dbd92	1578	ITM->PORT[0].u8 = (uint8_t) ch;
Kojto	100:cbbeb26dbd92	1579	}
Kojto	100:cbbeb26dbd92	1580	return (ch);
Kojto	100:cbbeb26dbd92	1581	}
Kojto	100:cbbeb26dbd92	1582
Kojto	100:cbbeb26dbd92	1583
Kojto	100:cbbeb26dbd92	1584	/** \brief ITM Receive Character
Kojto	100:cbbeb26dbd92	1585
Kojto	100:cbbeb26dbd92	1586	The function inputs a character via the external variable \ref ITM_RxBuffer.
Kojto	100:cbbeb26dbd92	1587
Kojto	100:cbbeb26dbd92	1588	\return Received character.
Kojto	100:cbbeb26dbd92	1589	\return -1 No character pending.
Kojto	100:cbbeb26dbd92	1590	*/
Kojto	100:cbbeb26dbd92	1591	__STATIC_INLINE int32_t ITM_ReceiveChar (void) {
Kojto	100:cbbeb26dbd92	1592	int32_t ch = -1; /* no character available */
Kojto	100:cbbeb26dbd92	1593
Kojto	100:cbbeb26dbd92	1594	if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
Kojto	100:cbbeb26dbd92	1595	ch = ITM_RxBuffer;
Kojto	100:cbbeb26dbd92	1596	ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
Kojto	100:cbbeb26dbd92	1597	}
Kojto	100:cbbeb26dbd92	1598
Kojto	100:cbbeb26dbd92	1599	return (ch);
Kojto	100:cbbeb26dbd92	1600	}
Kojto	100:cbbeb26dbd92	1601
Kojto	100:cbbeb26dbd92	1602
Kojto	100:cbbeb26dbd92	1603	/** \brief ITM Check Character
Kojto	100:cbbeb26dbd92	1604
Kojto	100:cbbeb26dbd92	1605	The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
Kojto	100:cbbeb26dbd92	1606
Kojto	100:cbbeb26dbd92	1607	\return 0 No character available.
Kojto	100:cbbeb26dbd92	1608	\return 1 Character available.
Kojto	100:cbbeb26dbd92	1609	*/
Kojto	100:cbbeb26dbd92	1610	__STATIC_INLINE int32_t ITM_CheckChar (void) {
Kojto	100:cbbeb26dbd92	1611
Kojto	100:cbbeb26dbd92	1612	if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
Kojto	100:cbbeb26dbd92	1613	return (0); /* no character available */
Kojto	100:cbbeb26dbd92	1614	} else {
Kojto	100:cbbeb26dbd92	1615	return (1); /* character available */
Kojto	100:cbbeb26dbd92	1616	}
Kojto	100:cbbeb26dbd92	1617	}
Kojto	100:cbbeb26dbd92	1618
Kojto	100:cbbeb26dbd92	1619	/@} end of CMSIS_core_DebugFunctions /
Kojto	100:cbbeb26dbd92	1620
Kojto	100:cbbeb26dbd92	1621	#endif /* __CORE_CM3_H_DEPENDANT */
Kojto	100:cbbeb26dbd92	1622
Kojto	100:cbbeb26dbd92	1623	#endif /* __CMSIS_GENERIC */
Kojto	100:cbbeb26dbd92	1624
Kojto	100:cbbeb26dbd92	1625	#ifdef __cplusplus
Kojto	100:cbbeb26dbd92	1626	}
Kojto	100:cbbeb26dbd92	1627	#endif