mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_LPC11U35_501/core_cmFunc.h@134:ad3be0349dc5, 2017-01-16 (annotated)

Committer:
<>
Date:
Mon Jan 16 12:05:23 2017 +0000
Revision:
134:ad3be0349dc5
Parent:
110:165afa46840b 
Release 134 of the mbed library



Ports for Upcoming Targets





Fixes and Changes



3488: Dev stm i2c v2 unitary functions https://github.com/ARMmbed/mbed-os/pull/3488

3492: Fix #3463 CAN read() return value https://github.com/ARMmbed/mbed-os/pull/3492

3503: [LPC15xx] Ensure that PWM=1 is resolved correctly https://github.com/ARMmbed/mbed-os/pull/3503

3504: [LPC15xx] CAN implementation improvements https://github.com/ARMmbed/mbed-os/pull/3504

3539: NUCLEO_F412ZG - Add support of TRNG peripheral https://github.com/ARMmbed/mbed-os/pull/3539

3540: STM: SPI: Initialize Rx in spi_master_write https://github.com/ARMmbed/mbed-os/pull/3540

3438: K64F: Add support for SERIAL ASYNCH API https://github.com/ARMmbed/mbed-os/pull/3438

3519: MCUXpresso: Fix ENET driver to enable interrupts after interrupt handler is set https://github.com/ARMmbed/mbed-os/pull/3519

3544: STM32L4 deepsleep improvement https://github.com/ARMmbed/mbed-os/pull/3544

3546: NUCLEO-F412ZG - Add CAN peripheral https://github.com/ARMmbed/mbed-os/pull/3546

3551: Fix I2C driver for RZ/A1H https://github.com/ARMmbed/mbed-os/pull/3551

3558: K64F UART Asynch API: Fix synchronization issue https://github.com/ARMmbed/mbed-os/pull/3558

3563: LPC4088 - Fix vector checksum https://github.com/ARMmbed/mbed-os/pull/3563

3567: Dev stm32 F0 v1.7.0 https://github.com/ARMmbed/mbed-os/pull/3567

3577: Fixes linking errors when building with debug profile https://github.com/ARMmbed/mbed-os/pull/3577

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 81:7d30d6019079 1 /**************************************************************************//**
bogdanm 81:7d30d6019079 2 * @file core_cmFunc.h
bogdanm 81:7d30d6019079 3 * @brief CMSIS Cortex-M Core Function Access Header File
Kojto 110:165afa46840b 4 * @version V4.10
Kojto 110:165afa46840b 5 * @date 18. March 2015
bogdanm 81:7d30d6019079 6 *
bogdanm 81:7d30d6019079 7 * @note
bogdanm 81:7d30d6019079 8 *
bogdanm 81:7d30d6019079 9 ******************************************************************************/
Kojto 110:165afa46840b 10 /* Copyright (c) 2009 - 2015 ARM LIMITED
bogdanm 81:7d30d6019079 11
bogdanm 81:7d30d6019079 12 All rights reserved.
bogdanm 81:7d30d6019079 13 Redistribution and use in source and binary forms, with or without
bogdanm 81:7d30d6019079 14 modification, are permitted provided that the following conditions are met:
bogdanm 81:7d30d6019079 15 - Redistributions of source code must retain the above copyright
bogdanm 81:7d30d6019079 16 notice, this list of conditions and the following disclaimer.
bogdanm 81:7d30d6019079 17 - Redistributions in binary form must reproduce the above copyright
bogdanm 81:7d30d6019079 18 notice, this list of conditions and the following disclaimer in the
bogdanm 81:7d30d6019079 19 documentation and/or other materials provided with the distribution.
bogdanm 81:7d30d6019079 20 - Neither the name of ARM nor the names of its contributors may be used
bogdanm 81:7d30d6019079 21 to endorse or promote products derived from this software without
bogdanm 81:7d30d6019079 22 specific prior written permission.
bogdanm 81:7d30d6019079 23 *
bogdanm 81:7d30d6019079 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 81:7d30d6019079 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 81:7d30d6019079 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
bogdanm 81:7d30d6019079 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
bogdanm 81:7d30d6019079 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
bogdanm 81:7d30d6019079 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
bogdanm 81:7d30d6019079 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
bogdanm 81:7d30d6019079 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
bogdanm 81:7d30d6019079 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
bogdanm 81:7d30d6019079 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
bogdanm 81:7d30d6019079 34 POSSIBILITY OF SUCH DAMAGE.
bogdanm 81:7d30d6019079 35 ---------------------------------------------------------------------------*/
bogdanm 81:7d30d6019079 36
bogdanm 81:7d30d6019079 37
bogdanm 81:7d30d6019079 38 #ifndef __CORE_CMFUNC_H
bogdanm 81:7d30d6019079 39 #define __CORE_CMFUNC_H
bogdanm 81:7d30d6019079 40
bogdanm 81:7d30d6019079 41
bogdanm 81:7d30d6019079 42 /* ########################### Core Function Access ########################### */
bogdanm 81:7d30d6019079 43 /** \ingroup CMSIS_Core_FunctionInterface
bogdanm 81:7d30d6019079 44 \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
bogdanm 81:7d30d6019079 45 @{
bogdanm 81:7d30d6019079 46 */
bogdanm 81:7d30d6019079 47
bogdanm 81:7d30d6019079 48 #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
bogdanm 81:7d30d6019079 49 /* ARM armcc specific functions */
bogdanm 81:7d30d6019079 50
bogdanm 81:7d30d6019079 51 #if (__ARMCC_VERSION < 400677)
bogdanm 81:7d30d6019079 52 #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
bogdanm 81:7d30d6019079 53 #endif
bogdanm 81:7d30d6019079 54
bogdanm 81:7d30d6019079 55 /* intrinsic void __enable_irq(); */
bogdanm 81:7d30d6019079 56 /* intrinsic void __disable_irq(); */
bogdanm 81:7d30d6019079 57
bogdanm 81:7d30d6019079 58 /** \brief Get Control Register
bogdanm 81:7d30d6019079 59
bogdanm 81:7d30d6019079 60 This function returns the content of the Control Register.
bogdanm 81:7d30d6019079 61
bogdanm 81:7d30d6019079 62 \return Control Register value
bogdanm 81:7d30d6019079 63 */
bogdanm 81:7d30d6019079 64 __STATIC_INLINE uint32_t __get_CONTROL(void)
bogdanm 81:7d30d6019079 65 {
bogdanm 81:7d30d6019079 66 register uint32_t __regControl __ASM("control");
bogdanm 81:7d30d6019079 67 return(__regControl);
bogdanm 81:7d30d6019079 68 }
bogdanm 81:7d30d6019079 69
bogdanm 81:7d30d6019079 70
bogdanm 81:7d30d6019079 71 /** \brief Set Control Register
bogdanm 81:7d30d6019079 72
bogdanm 81:7d30d6019079 73 This function writes the given value to the Control Register.
bogdanm 81:7d30d6019079 74
bogdanm 81:7d30d6019079 75 \param [in] control Control Register value to set
bogdanm 81:7d30d6019079 76 */
bogdanm 81:7d30d6019079 77 __STATIC_INLINE void __set_CONTROL(uint32_t control)
bogdanm 81:7d30d6019079 78 {
bogdanm 81:7d30d6019079 79 register uint32_t __regControl __ASM("control");
bogdanm 81:7d30d6019079 80 __regControl = control;
bogdanm 81:7d30d6019079 81 }
bogdanm 81:7d30d6019079 82
bogdanm 81:7d30d6019079 83
bogdanm 81:7d30d6019079 84 /** \brief Get IPSR Register
bogdanm 81:7d30d6019079 85
bogdanm 81:7d30d6019079 86 This function returns the content of the IPSR Register.
bogdanm 81:7d30d6019079 87
bogdanm 81:7d30d6019079 88 \return IPSR Register value
bogdanm 81:7d30d6019079 89 */
bogdanm 81:7d30d6019079 90 __STATIC_INLINE uint32_t __get_IPSR(void)
bogdanm 81:7d30d6019079 91 {
bogdanm 81:7d30d6019079 92 register uint32_t __regIPSR __ASM("ipsr");
bogdanm 81:7d30d6019079 93 return(__regIPSR);
bogdanm 81:7d30d6019079 94 }
bogdanm 81:7d30d6019079 95
bogdanm 81:7d30d6019079 96
bogdanm 81:7d30d6019079 97 /** \brief Get APSR Register
bogdanm 81:7d30d6019079 98
bogdanm 81:7d30d6019079 99 This function returns the content of the APSR Register.
bogdanm 81:7d30d6019079 100
bogdanm 81:7d30d6019079 101 \return APSR Register value
bogdanm 81:7d30d6019079 102 */
bogdanm 81:7d30d6019079 103 __STATIC_INLINE uint32_t __get_APSR(void)
bogdanm 81:7d30d6019079 104 {
bogdanm 81:7d30d6019079 105 register uint32_t __regAPSR __ASM("apsr");
bogdanm 81:7d30d6019079 106 return(__regAPSR);
bogdanm 81:7d30d6019079 107 }
bogdanm 81:7d30d6019079 108
bogdanm 81:7d30d6019079 109
bogdanm 81:7d30d6019079 110 /** \brief Get xPSR Register
bogdanm 81:7d30d6019079 111
bogdanm 81:7d30d6019079 112 This function returns the content of the xPSR Register.
bogdanm 81:7d30d6019079 113
bogdanm 81:7d30d6019079 114 \return xPSR Register value
bogdanm 81:7d30d6019079 115 */
bogdanm 81:7d30d6019079 116 __STATIC_INLINE uint32_t __get_xPSR(void)
bogdanm 81:7d30d6019079 117 {
bogdanm 81:7d30d6019079 118 register uint32_t __regXPSR __ASM("xpsr");
bogdanm 81:7d30d6019079 119 return(__regXPSR);
bogdanm 81:7d30d6019079 120 }
bogdanm 81:7d30d6019079 121
bogdanm 81:7d30d6019079 122
bogdanm 81:7d30d6019079 123 /** \brief Get Process Stack Pointer
bogdanm 81:7d30d6019079 124
bogdanm 81:7d30d6019079 125 This function returns the current value of the Process Stack Pointer (PSP).
bogdanm 81:7d30d6019079 126
bogdanm 81:7d30d6019079 127 \return PSP Register value
bogdanm 81:7d30d6019079 128 */
bogdanm 81:7d30d6019079 129 __STATIC_INLINE uint32_t __get_PSP(void)
bogdanm 81:7d30d6019079 130 {
bogdanm 81:7d30d6019079 131 register uint32_t __regProcessStackPointer __ASM("psp");
bogdanm 81:7d30d6019079 132 return(__regProcessStackPointer);
bogdanm 81:7d30d6019079 133 }
bogdanm 81:7d30d6019079 134
bogdanm 81:7d30d6019079 135
bogdanm 81:7d30d6019079 136 /** \brief Set Process Stack Pointer
bogdanm 81:7d30d6019079 137
bogdanm 81:7d30d6019079 138 This function assigns the given value to the Process Stack Pointer (PSP).
bogdanm 81:7d30d6019079 139
bogdanm 81:7d30d6019079 140 \param [in] topOfProcStack Process Stack Pointer value to set
bogdanm 81:7d30d6019079 141 */
bogdanm 81:7d30d6019079 142 __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
bogdanm 81:7d30d6019079 143 {
bogdanm 81:7d30d6019079 144 register uint32_t __regProcessStackPointer __ASM("psp");
bogdanm 81:7d30d6019079 145 __regProcessStackPointer = topOfProcStack;
bogdanm 81:7d30d6019079 146 }
bogdanm 81:7d30d6019079 147
bogdanm 81:7d30d6019079 148
bogdanm 81:7d30d6019079 149 /** \brief Get Main Stack Pointer
bogdanm 81:7d30d6019079 150
bogdanm 81:7d30d6019079 151 This function returns the current value of the Main Stack Pointer (MSP).
bogdanm 81:7d30d6019079 152
bogdanm 81:7d30d6019079 153 \return MSP Register value
bogdanm 81:7d30d6019079 154 */
bogdanm 81:7d30d6019079 155 __STATIC_INLINE uint32_t __get_MSP(void)
bogdanm 81:7d30d6019079 156 {
bogdanm 81:7d30d6019079 157 register uint32_t __regMainStackPointer __ASM("msp");
bogdanm 81:7d30d6019079 158 return(__regMainStackPointer);
bogdanm 81:7d30d6019079 159 }
bogdanm 81:7d30d6019079 160
bogdanm 81:7d30d6019079 161
bogdanm 81:7d30d6019079 162 /** \brief Set Main Stack Pointer
bogdanm 81:7d30d6019079 163
bogdanm 81:7d30d6019079 164 This function assigns the given value to the Main Stack Pointer (MSP).
bogdanm 81:7d30d6019079 165
bogdanm 81:7d30d6019079 166 \param [in] topOfMainStack Main Stack Pointer value to set
bogdanm 81:7d30d6019079 167 */
bogdanm 81:7d30d6019079 168 __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
bogdanm 81:7d30d6019079 169 {
bogdanm 81:7d30d6019079 170 register uint32_t __regMainStackPointer __ASM("msp");
bogdanm 81:7d30d6019079 171 __regMainStackPointer = topOfMainStack;
bogdanm 81:7d30d6019079 172 }
bogdanm 81:7d30d6019079 173
bogdanm 81:7d30d6019079 174
bogdanm 81:7d30d6019079 175 /** \brief Get Priority Mask
bogdanm 81:7d30d6019079 176
bogdanm 81:7d30d6019079 177 This function returns the current state of the priority mask bit from the Priority Mask Register.
bogdanm 81:7d30d6019079 178
bogdanm 81:7d30d6019079 179 \return Priority Mask value
bogdanm 81:7d30d6019079 180 */
bogdanm 81:7d30d6019079 181 __STATIC_INLINE uint32_t __get_PRIMASK(void)
bogdanm 81:7d30d6019079 182 {
bogdanm 81:7d30d6019079 183 register uint32_t __regPriMask __ASM("primask");
bogdanm 81:7d30d6019079 184 return(__regPriMask);
bogdanm 81:7d30d6019079 185 }
bogdanm 81:7d30d6019079 186
bogdanm 81:7d30d6019079 187
bogdanm 81:7d30d6019079 188 /** \brief Set Priority Mask
bogdanm 81:7d30d6019079 189
bogdanm 81:7d30d6019079 190 This function assigns the given value to the Priority Mask Register.
bogdanm 81:7d30d6019079 191
bogdanm 81:7d30d6019079 192 \param [in] priMask Priority Mask
bogdanm 81:7d30d6019079 193 */
bogdanm 81:7d30d6019079 194 __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
bogdanm 81:7d30d6019079 195 {
bogdanm 81:7d30d6019079 196 register uint32_t __regPriMask __ASM("primask");
bogdanm 81:7d30d6019079 197 __regPriMask = (priMask);
bogdanm 81:7d30d6019079 198 }
bogdanm 81:7d30d6019079 199
bogdanm 81:7d30d6019079 200
Kojto 110:165afa46840b 201 #if (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
bogdanm 81:7d30d6019079 202
bogdanm 81:7d30d6019079 203 /** \brief Enable FIQ
bogdanm 81:7d30d6019079 204
bogdanm 81:7d30d6019079 205 This function enables FIQ interrupts by clearing the F-bit in the CPSR.
bogdanm 81:7d30d6019079 206 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 207 */
bogdanm 81:7d30d6019079 208 #define __enable_fault_irq __enable_fiq
bogdanm 81:7d30d6019079 209
bogdanm 81:7d30d6019079 210
bogdanm 81:7d30d6019079 211 /** \brief Disable FIQ
bogdanm 81:7d30d6019079 212
bogdanm 81:7d30d6019079 213 This function disables FIQ interrupts by setting the F-bit in the CPSR.
bogdanm 81:7d30d6019079 214 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 215 */
bogdanm 81:7d30d6019079 216 #define __disable_fault_irq __disable_fiq
bogdanm 81:7d30d6019079 217
bogdanm 81:7d30d6019079 218
bogdanm 81:7d30d6019079 219 /** \brief Get Base Priority
bogdanm 81:7d30d6019079 220
bogdanm 81:7d30d6019079 221 This function returns the current value of the Base Priority register.
bogdanm 81:7d30d6019079 222
bogdanm 81:7d30d6019079 223 \return Base Priority register value
bogdanm 81:7d30d6019079 224 */
bogdanm 81:7d30d6019079 225 __STATIC_INLINE uint32_t __get_BASEPRI(void)
bogdanm 81:7d30d6019079 226 {
bogdanm 81:7d30d6019079 227 register uint32_t __regBasePri __ASM("basepri");
bogdanm 81:7d30d6019079 228 return(__regBasePri);
bogdanm 81:7d30d6019079 229 }
bogdanm 81:7d30d6019079 230
bogdanm 81:7d30d6019079 231
bogdanm 81:7d30d6019079 232 /** \brief Set Base Priority
bogdanm 81:7d30d6019079 233
bogdanm 81:7d30d6019079 234 This function assigns the given value to the Base Priority register.
bogdanm 81:7d30d6019079 235
bogdanm 81:7d30d6019079 236 \param [in] basePri Base Priority value to set
bogdanm 81:7d30d6019079 237 */
bogdanm 81:7d30d6019079 238 __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
bogdanm 81:7d30d6019079 239 {
bogdanm 81:7d30d6019079 240 register uint32_t __regBasePri __ASM("basepri");
bogdanm 81:7d30d6019079 241 __regBasePri = (basePri & 0xff);
bogdanm 81:7d30d6019079 242 }
bogdanm 81:7d30d6019079 243
bogdanm 81:7d30d6019079 244
Kojto 110:165afa46840b 245 /** \brief Set Base Priority with condition
Kojto 110:165afa46840b 246
Kojto 110:165afa46840b 247 This function assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
Kojto 110:165afa46840b 248 or the new value increases the BASEPRI priority level.
Kojto 110:165afa46840b 249
Kojto 110:165afa46840b 250 \param [in] basePri Base Priority value to set
Kojto 110:165afa46840b 251 */
Kojto 110:165afa46840b 252 __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Kojto 110:165afa46840b 253 {
Kojto 110:165afa46840b 254 register uint32_t __regBasePriMax __ASM("basepri_max");
Kojto 110:165afa46840b 255 __regBasePriMax = (basePri & 0xff);
Kojto 110:165afa46840b 256 }
Kojto 110:165afa46840b 257
Kojto 110:165afa46840b 258
bogdanm 81:7d30d6019079 259 /** \brief Get Fault Mask
bogdanm 81:7d30d6019079 260
bogdanm 81:7d30d6019079 261 This function returns the current value of the Fault Mask register.
bogdanm 81:7d30d6019079 262
bogdanm 81:7d30d6019079 263 \return Fault Mask register value
bogdanm 81:7d30d6019079 264 */
bogdanm 81:7d30d6019079 265 __STATIC_INLINE uint32_t __get_FAULTMASK(void)
bogdanm 81:7d30d6019079 266 {
bogdanm 81:7d30d6019079 267 register uint32_t __regFaultMask __ASM("faultmask");
bogdanm 81:7d30d6019079 268 return(__regFaultMask);
bogdanm 81:7d30d6019079 269 }
bogdanm 81:7d30d6019079 270
bogdanm 81:7d30d6019079 271
bogdanm 81:7d30d6019079 272 /** \brief Set Fault Mask
bogdanm 81:7d30d6019079 273
bogdanm 81:7d30d6019079 274 This function assigns the given value to the Fault Mask register.
bogdanm 81:7d30d6019079 275
bogdanm 81:7d30d6019079 276 \param [in] faultMask Fault Mask value to set
bogdanm 81:7d30d6019079 277 */
bogdanm 81:7d30d6019079 278 __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
bogdanm 81:7d30d6019079 279 {
bogdanm 81:7d30d6019079 280 register uint32_t __regFaultMask __ASM("faultmask");
bogdanm 81:7d30d6019079 281 __regFaultMask = (faultMask & (uint32_t)1);
bogdanm 81:7d30d6019079 282 }
bogdanm 81:7d30d6019079 283
Kojto 110:165afa46840b 284 #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
bogdanm 81:7d30d6019079 285
bogdanm 81:7d30d6019079 286
Kojto 110:165afa46840b 287 #if (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
bogdanm 81:7d30d6019079 288
bogdanm 81:7d30d6019079 289 /** \brief Get FPSCR
bogdanm 81:7d30d6019079 290
bogdanm 81:7d30d6019079 291 This function returns the current value of the Floating Point Status/Control register.
bogdanm 81:7d30d6019079 292
bogdanm 81:7d30d6019079 293 \return Floating Point Status/Control register value
bogdanm 81:7d30d6019079 294 */
bogdanm 81:7d30d6019079 295 __STATIC_INLINE uint32_t __get_FPSCR(void)
bogdanm 81:7d30d6019079 296 {
bogdanm 81:7d30d6019079 297 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
bogdanm 81:7d30d6019079 298 register uint32_t __regfpscr __ASM("fpscr");
bogdanm 81:7d30d6019079 299 return(__regfpscr);
bogdanm 81:7d30d6019079 300 #else
bogdanm 81:7d30d6019079 301 return(0);
bogdanm 81:7d30d6019079 302 #endif
bogdanm 81:7d30d6019079 303 }
bogdanm 81:7d30d6019079 304
bogdanm 81:7d30d6019079 305
bogdanm 81:7d30d6019079 306 /** \brief Set FPSCR
bogdanm 81:7d30d6019079 307
bogdanm 81:7d30d6019079 308 This function assigns the given value to the Floating Point Status/Control register.
bogdanm 81:7d30d6019079 309
bogdanm 81:7d30d6019079 310 \param [in] fpscr Floating Point Status/Control value to set
bogdanm 81:7d30d6019079 311 */
bogdanm 81:7d30d6019079 312 __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
bogdanm 81:7d30d6019079 313 {
bogdanm 81:7d30d6019079 314 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
bogdanm 81:7d30d6019079 315 register uint32_t __regfpscr __ASM("fpscr");
bogdanm 81:7d30d6019079 316 __regfpscr = (fpscr);
bogdanm 81:7d30d6019079 317 #endif
bogdanm 81:7d30d6019079 318 }
bogdanm 81:7d30d6019079 319
Kojto 110:165afa46840b 320 #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
bogdanm 81:7d30d6019079 321
bogdanm 81:7d30d6019079 322
bogdanm 81:7d30d6019079 323 #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
bogdanm 81:7d30d6019079 324 /* GNU gcc specific functions */
bogdanm 81:7d30d6019079 325
bogdanm 81:7d30d6019079 326 /** \brief Enable IRQ Interrupts
bogdanm 81:7d30d6019079 327
bogdanm 81:7d30d6019079 328 This function enables IRQ interrupts by clearing the I-bit in the CPSR.
bogdanm 81:7d30d6019079 329 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 330 */
bogdanm 81:7d30d6019079 331 __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
bogdanm 81:7d30d6019079 332 {
bogdanm 81:7d30d6019079 333 __ASM volatile ("cpsie i" : : : "memory");
bogdanm 81:7d30d6019079 334 }
bogdanm 81:7d30d6019079 335
bogdanm 81:7d30d6019079 336
bogdanm 81:7d30d6019079 337 /** \brief Disable IRQ Interrupts
bogdanm 81:7d30d6019079 338
bogdanm 81:7d30d6019079 339 This function disables IRQ interrupts by setting the I-bit in the CPSR.
bogdanm 81:7d30d6019079 340 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 341 */
bogdanm 81:7d30d6019079 342 __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
bogdanm 81:7d30d6019079 343 {
bogdanm 81:7d30d6019079 344 __ASM volatile ("cpsid i" : : : "memory");
bogdanm 81:7d30d6019079 345 }
bogdanm 81:7d30d6019079 346
bogdanm 81:7d30d6019079 347
bogdanm 81:7d30d6019079 348 /** \brief Get Control Register
bogdanm 81:7d30d6019079 349
bogdanm 81:7d30d6019079 350 This function returns the content of the Control Register.
bogdanm 81:7d30d6019079 351
bogdanm 81:7d30d6019079 352 \return Control Register value
bogdanm 81:7d30d6019079 353 */
bogdanm 81:7d30d6019079 354 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
bogdanm 81:7d30d6019079 355 {
bogdanm 81:7d30d6019079 356 uint32_t result;
bogdanm 81:7d30d6019079 357
bogdanm 81:7d30d6019079 358 __ASM volatile ("MRS %0, control" : "=r" (result) );
bogdanm 81:7d30d6019079 359 return(result);
bogdanm 81:7d30d6019079 360 }
bogdanm 81:7d30d6019079 361
bogdanm 81:7d30d6019079 362
bogdanm 81:7d30d6019079 363 /** \brief Set Control Register
bogdanm 81:7d30d6019079 364
bogdanm 81:7d30d6019079 365 This function writes the given value to the Control Register.
bogdanm 81:7d30d6019079 366
bogdanm 81:7d30d6019079 367 \param [in] control Control Register value to set
bogdanm 81:7d30d6019079 368 */
bogdanm 81:7d30d6019079 369 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
bogdanm 81:7d30d6019079 370 {
bogdanm 81:7d30d6019079 371 __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
bogdanm 81:7d30d6019079 372 }
bogdanm 81:7d30d6019079 373
bogdanm 81:7d30d6019079 374
bogdanm 81:7d30d6019079 375 /** \brief Get IPSR Register
bogdanm 81:7d30d6019079 376
bogdanm 81:7d30d6019079 377 This function returns the content of the IPSR Register.
bogdanm 81:7d30d6019079 378
bogdanm 81:7d30d6019079 379 \return IPSR Register value
bogdanm 81:7d30d6019079 380 */
bogdanm 81:7d30d6019079 381 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
bogdanm 81:7d30d6019079 382 {
bogdanm 81:7d30d6019079 383 uint32_t result;
bogdanm 81:7d30d6019079 384
bogdanm 81:7d30d6019079 385 __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
bogdanm 81:7d30d6019079 386 return(result);
bogdanm 81:7d30d6019079 387 }
bogdanm 81:7d30d6019079 388
bogdanm 81:7d30d6019079 389
bogdanm 81:7d30d6019079 390 /** \brief Get APSR Register
bogdanm 81:7d30d6019079 391
bogdanm 81:7d30d6019079 392 This function returns the content of the APSR Register.
bogdanm 81:7d30d6019079 393
bogdanm 81:7d30d6019079 394 \return APSR Register value
bogdanm 81:7d30d6019079 395 */
bogdanm 81:7d30d6019079 396 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
bogdanm 81:7d30d6019079 397 {
bogdanm 81:7d30d6019079 398 uint32_t result;
bogdanm 81:7d30d6019079 399
bogdanm 81:7d30d6019079 400 __ASM volatile ("MRS %0, apsr" : "=r" (result) );
bogdanm 81:7d30d6019079 401 return(result);
bogdanm 81:7d30d6019079 402 }
bogdanm 81:7d30d6019079 403
bogdanm 81:7d30d6019079 404
bogdanm 81:7d30d6019079 405 /** \brief Get xPSR Register
bogdanm 81:7d30d6019079 406
bogdanm 81:7d30d6019079 407 This function returns the content of the xPSR Register.
bogdanm 81:7d30d6019079 408
bogdanm 81:7d30d6019079 409 \return xPSR Register value
bogdanm 81:7d30d6019079 410 */
bogdanm 81:7d30d6019079 411 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
bogdanm 81:7d30d6019079 412 {
bogdanm 81:7d30d6019079 413 uint32_t result;
bogdanm 81:7d30d6019079 414
bogdanm 81:7d30d6019079 415 __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
bogdanm 81:7d30d6019079 416 return(result);
bogdanm 81:7d30d6019079 417 }
bogdanm 81:7d30d6019079 418
bogdanm 81:7d30d6019079 419
bogdanm 81:7d30d6019079 420 /** \brief Get Process Stack Pointer
bogdanm 81:7d30d6019079 421
bogdanm 81:7d30d6019079 422 This function returns the current value of the Process Stack Pointer (PSP).
bogdanm 81:7d30d6019079 423
bogdanm 81:7d30d6019079 424 \return PSP Register value
bogdanm 81:7d30d6019079 425 */
bogdanm 81:7d30d6019079 426 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
bogdanm 81:7d30d6019079 427 {
bogdanm 81:7d30d6019079 428 register uint32_t result;
bogdanm 81:7d30d6019079 429
bogdanm 81:7d30d6019079 430 __ASM volatile ("MRS %0, psp\n" : "=r" (result) );
bogdanm 81:7d30d6019079 431 return(result);
bogdanm 81:7d30d6019079 432 }
bogdanm 81:7d30d6019079 433
bogdanm 81:7d30d6019079 434
bogdanm 81:7d30d6019079 435 /** \brief Set Process Stack Pointer
bogdanm 81:7d30d6019079 436
bogdanm 81:7d30d6019079 437 This function assigns the given value to the Process Stack Pointer (PSP).
bogdanm 81:7d30d6019079 438
bogdanm 81:7d30d6019079 439 \param [in] topOfProcStack Process Stack Pointer value to set
bogdanm 81:7d30d6019079 440 */
bogdanm 81:7d30d6019079 441 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
bogdanm 81:7d30d6019079 442 {
bogdanm 81:7d30d6019079 443 __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
bogdanm 81:7d30d6019079 444 }
bogdanm 81:7d30d6019079 445
bogdanm 81:7d30d6019079 446
bogdanm 81:7d30d6019079 447 /** \brief Get Main Stack Pointer
bogdanm 81:7d30d6019079 448
bogdanm 81:7d30d6019079 449 This function returns the current value of the Main Stack Pointer (MSP).
bogdanm 81:7d30d6019079 450
bogdanm 81:7d30d6019079 451 \return MSP Register value
bogdanm 81:7d30d6019079 452 */
bogdanm 81:7d30d6019079 453 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
bogdanm 81:7d30d6019079 454 {
bogdanm 81:7d30d6019079 455 register uint32_t result;
bogdanm 81:7d30d6019079 456
bogdanm 81:7d30d6019079 457 __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
bogdanm 81:7d30d6019079 458 return(result);
bogdanm 81:7d30d6019079 459 }
bogdanm 81:7d30d6019079 460
bogdanm 81:7d30d6019079 461
bogdanm 81:7d30d6019079 462 /** \brief Set Main Stack Pointer
bogdanm 81:7d30d6019079 463
bogdanm 81:7d30d6019079 464 This function assigns the given value to the Main Stack Pointer (MSP).
bogdanm 81:7d30d6019079 465
bogdanm 81:7d30d6019079 466 \param [in] topOfMainStack Main Stack Pointer value to set
bogdanm 81:7d30d6019079 467 */
bogdanm 81:7d30d6019079 468 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
bogdanm 81:7d30d6019079 469 {
bogdanm 81:7d30d6019079 470 __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
bogdanm 81:7d30d6019079 471 }
bogdanm 81:7d30d6019079 472
bogdanm 81:7d30d6019079 473
bogdanm 81:7d30d6019079 474 /** \brief Get Priority Mask
bogdanm 81:7d30d6019079 475
bogdanm 81:7d30d6019079 476 This function returns the current state of the priority mask bit from the Priority Mask Register.
bogdanm 81:7d30d6019079 477
bogdanm 81:7d30d6019079 478 \return Priority Mask value
bogdanm 81:7d30d6019079 479 */
bogdanm 81:7d30d6019079 480 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
bogdanm 81:7d30d6019079 481 {
bogdanm 81:7d30d6019079 482 uint32_t result;
bogdanm 81:7d30d6019079 483
bogdanm 81:7d30d6019079 484 __ASM volatile ("MRS %0, primask" : "=r" (result) );
bogdanm 81:7d30d6019079 485 return(result);
bogdanm 81:7d30d6019079 486 }
bogdanm 81:7d30d6019079 487
bogdanm 81:7d30d6019079 488
bogdanm 81:7d30d6019079 489 /** \brief Set Priority Mask
bogdanm 81:7d30d6019079 490
bogdanm 81:7d30d6019079 491 This function assigns the given value to the Priority Mask Register.
bogdanm 81:7d30d6019079 492
bogdanm 81:7d30d6019079 493 \param [in] priMask Priority Mask
bogdanm 81:7d30d6019079 494 */
bogdanm 81:7d30d6019079 495 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
bogdanm 81:7d30d6019079 496 {
bogdanm 81:7d30d6019079 497 __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
bogdanm 81:7d30d6019079 498 }
bogdanm 81:7d30d6019079 499
bogdanm 81:7d30d6019079 500
bogdanm 81:7d30d6019079 501 #if (__CORTEX_M >= 0x03)
bogdanm 81:7d30d6019079 502
bogdanm 81:7d30d6019079 503 /** \brief Enable FIQ
bogdanm 81:7d30d6019079 504
bogdanm 81:7d30d6019079 505 This function enables FIQ interrupts by clearing the F-bit in the CPSR.
bogdanm 81:7d30d6019079 506 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 507 */
bogdanm 81:7d30d6019079 508 __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
bogdanm 81:7d30d6019079 509 {
bogdanm 81:7d30d6019079 510 __ASM volatile ("cpsie f" : : : "memory");
bogdanm 81:7d30d6019079 511 }
bogdanm 81:7d30d6019079 512
bogdanm 81:7d30d6019079 513
bogdanm 81:7d30d6019079 514 /** \brief Disable FIQ
bogdanm 81:7d30d6019079 515
bogdanm 81:7d30d6019079 516 This function disables FIQ interrupts by setting the F-bit in the CPSR.
bogdanm 81:7d30d6019079 517 Can only be executed in Privileged modes.
bogdanm 81:7d30d6019079 518 */
bogdanm 81:7d30d6019079 519 __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
bogdanm 81:7d30d6019079 520 {
bogdanm 81:7d30d6019079 521 __ASM volatile ("cpsid f" : : : "memory");
bogdanm 81:7d30d6019079 522 }
bogdanm 81:7d30d6019079 523
bogdanm 81:7d30d6019079 524
bogdanm 81:7d30d6019079 525 /** \brief Get Base Priority
bogdanm 81:7d30d6019079 526
bogdanm 81:7d30d6019079 527 This function returns the current value of the Base Priority register.
bogdanm 81:7d30d6019079 528
bogdanm 81:7d30d6019079 529 \return Base Priority register value
bogdanm 81:7d30d6019079 530 */
bogdanm 81:7d30d6019079 531 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
bogdanm 81:7d30d6019079 532 {
bogdanm 81:7d30d6019079 533 uint32_t result;
bogdanm 81:7d30d6019079 534
Kojto 110:165afa46840b 535 __ASM volatile ("MRS %0, basepri" : "=r" (result) );
bogdanm 81:7d30d6019079 536 return(result);
bogdanm 81:7d30d6019079 537 }
bogdanm 81:7d30d6019079 538
bogdanm 81:7d30d6019079 539
bogdanm 81:7d30d6019079 540 /** \brief Set Base Priority
bogdanm 81:7d30d6019079 541
bogdanm 81:7d30d6019079 542 This function assigns the given value to the Base Priority register.
bogdanm 81:7d30d6019079 543
bogdanm 81:7d30d6019079 544 \param [in] basePri Base Priority value to set
bogdanm 81:7d30d6019079 545 */
bogdanm 81:7d30d6019079 546 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
bogdanm 81:7d30d6019079 547 {
bogdanm 81:7d30d6019079 548 __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
bogdanm 81:7d30d6019079 549 }
bogdanm 81:7d30d6019079 550
bogdanm 81:7d30d6019079 551
Kojto 110:165afa46840b 552 /** \brief Set Base Priority with condition
Kojto 110:165afa46840b 553
Kojto 110:165afa46840b 554 This function assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
Kojto 110:165afa46840b 555 or the new value increases the BASEPRI priority level.
Kojto 110:165afa46840b 556
Kojto 110:165afa46840b 557 \param [in] basePri Base Priority value to set
Kojto 110:165afa46840b 558 */
Kojto 110:165afa46840b 559 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
Kojto 110:165afa46840b 560 {
Kojto 110:165afa46840b 561 __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
Kojto 110:165afa46840b 562 }
Kojto 110:165afa46840b 563
Kojto 110:165afa46840b 564
bogdanm 81:7d30d6019079 565 /** \brief Get Fault Mask
bogdanm 81:7d30d6019079 566
bogdanm 81:7d30d6019079 567 This function returns the current value of the Fault Mask register.
bogdanm 81:7d30d6019079 568
bogdanm 81:7d30d6019079 569 \return Fault Mask register value
bogdanm 81:7d30d6019079 570 */
bogdanm 81:7d30d6019079 571 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
bogdanm 81:7d30d6019079 572 {
bogdanm 81:7d30d6019079 573 uint32_t result;
bogdanm 81:7d30d6019079 574
bogdanm 81:7d30d6019079 575 __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
bogdanm 81:7d30d6019079 576 return(result);
bogdanm 81:7d30d6019079 577 }
bogdanm 81:7d30d6019079 578
bogdanm 81:7d30d6019079 579
bogdanm 81:7d30d6019079 580 /** \brief Set Fault Mask
bogdanm 81:7d30d6019079 581
bogdanm 81:7d30d6019079 582 This function assigns the given value to the Fault Mask register.
bogdanm 81:7d30d6019079 583
bogdanm 81:7d30d6019079 584 \param [in] faultMask Fault Mask value to set
bogdanm 81:7d30d6019079 585 */
bogdanm 81:7d30d6019079 586 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
bogdanm 81:7d30d6019079 587 {
bogdanm 81:7d30d6019079 588 __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
bogdanm 81:7d30d6019079 589 }
bogdanm 81:7d30d6019079 590
bogdanm 81:7d30d6019079 591 #endif /* (__CORTEX_M >= 0x03) */
bogdanm 81:7d30d6019079 592
bogdanm 81:7d30d6019079 593
Kojto 110:165afa46840b 594 #if (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
bogdanm 81:7d30d6019079 595
bogdanm 81:7d30d6019079 596 /** \brief Get FPSCR
bogdanm 81:7d30d6019079 597
bogdanm 81:7d30d6019079 598 This function returns the current value of the Floating Point Status/Control register.
bogdanm 81:7d30d6019079 599
bogdanm 81:7d30d6019079 600 \return Floating Point Status/Control register value
bogdanm 81:7d30d6019079 601 */
bogdanm 81:7d30d6019079 602 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
bogdanm 81:7d30d6019079 603 {
bogdanm 81:7d30d6019079 604 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
bogdanm 81:7d30d6019079 605 uint32_t result;
bogdanm 81:7d30d6019079 606
bogdanm 81:7d30d6019079 607 /* Empty asm statement works as a scheduling barrier */
bogdanm 81:7d30d6019079 608 __ASM volatile ("");
bogdanm 81:7d30d6019079 609 __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
bogdanm 81:7d30d6019079 610 __ASM volatile ("");
bogdanm 81:7d30d6019079 611 return(result);
bogdanm 81:7d30d6019079 612 #else
bogdanm 81:7d30d6019079 613 return(0);
bogdanm 81:7d30d6019079 614 #endif
bogdanm 81:7d30d6019079 615 }
bogdanm 81:7d30d6019079 616
bogdanm 81:7d30d6019079 617
bogdanm 81:7d30d6019079 618 /** \brief Set FPSCR
bogdanm 81:7d30d6019079 619
bogdanm 81:7d30d6019079 620 This function assigns the given value to the Floating Point Status/Control register.
bogdanm 81:7d30d6019079 621
bogdanm 81:7d30d6019079 622 \param [in] fpscr Floating Point Status/Control value to set
bogdanm 81:7d30d6019079 623 */
bogdanm 81:7d30d6019079 624 __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
bogdanm 81:7d30d6019079 625 {
bogdanm 81:7d30d6019079 626 #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
bogdanm 81:7d30d6019079 627 /* Empty asm statement works as a scheduling barrier */
bogdanm 81:7d30d6019079 628 __ASM volatile ("");
bogdanm 81:7d30d6019079 629 __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
bogdanm 81:7d30d6019079 630 __ASM volatile ("");
bogdanm 81:7d30d6019079 631 #endif
bogdanm 81:7d30d6019079 632 }
bogdanm 81:7d30d6019079 633
Kojto 110:165afa46840b 634 #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
Kojto 110:165afa46840b 635
Kojto 110:165afa46840b 636
Kojto 110:165afa46840b 637 #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
Kojto 110:165afa46840b 638 /* IAR iccarm specific functions */
Kojto 110:165afa46840b 639 #include <cmsis_iar.h>
Kojto 110:165afa46840b 640
Kojto 110:165afa46840b 641
Kojto 110:165afa46840b 642 #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
Kojto 110:165afa46840b 643 /* TI CCS specific functions */
Kojto 110:165afa46840b 644 #include <cmsis_ccs.h>
bogdanm 81:7d30d6019079 645
bogdanm 81:7d30d6019079 646
bogdanm 81:7d30d6019079 647 #elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/
bogdanm 81:7d30d6019079 648 /* TASKING carm specific functions */
bogdanm 81:7d30d6019079 649 /*
bogdanm 81:7d30d6019079 650 * The CMSIS functions have been implemented as intrinsics in the compiler.
Kojto 110:165afa46840b 651 * Please use "carm -?i" to get an up to date list of all intrinsics,
bogdanm 81:7d30d6019079 652 * Including the CMSIS ones.
bogdanm 81:7d30d6019079 653 */
bogdanm 81:7d30d6019079 654
Kojto 110:165afa46840b 655
Kojto 110:165afa46840b 656 #elif defined ( __CSMC__ ) /*------------------ COSMIC Compiler -------------------*/
Kojto 110:165afa46840b 657 /* Cosmic specific functions */
Kojto 110:165afa46840b 658 #include <cmsis_csm.h>
Kojto 110:165afa46840b 659
bogdanm 81:7d30d6019079 660 #endif
bogdanm 81:7d30d6019079 661
bogdanm 81:7d30d6019079 662 /*@} end of CMSIS_Core_RegAccFunctions */
bogdanm 81:7d30d6019079 663
bogdanm 81:7d30d6019079 664 #endif /* __CORE_CMFUNC_H */