mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_NUCLEO_F439ZI/core_ca9.h@140:97feb9bacc10, 2017-04-12 (annotated)

Committer:
<>
Date:
Wed Apr 12 16:07:08 2017 +0100
Revision:
140:97feb9bacc10
Parent:
128:9bcdf88f62b0 
Release 140 of the mbed library



Ports for Upcoming Targets



3841: Add nRf52840 target https://github.com/ARMmbed/mbed-os/pull/3841

3992: Introducing UBLOX_C030 platform. https://github.com/ARMmbed/mbed-os/pull/3992



Fixes and Changes



3951: [NUCLEO_F303ZE] Correct ARDUINO pin https://github.com/ARMmbed/mbed-os/pull/3951

4021: Fixing a macro to detect when RTOS was in use for the NRF52840_DK https://github.com/ARMmbed/mbed-os/pull/4021

3979: KW24D: Add missing SPI defines and Arduino connector definitions https://github.com/ARMmbed/mbed-os/pull/3979

3990: UBLOX_C027: construct a ticker-based wait, rather than calling wait_ms(), in the  https://github.com/ARMmbed/mbed-os/pull/3990

4003: Fixed OBOE in async serial tx for NRF52 target, fixes #4002 https://github.com/ARMmbed/mbed-os/pull/4003

4012: STM32: Correct I2C master error handling https://github.com/ARMmbed/mbed-os/pull/4012

4020: NUCLEO_L011K4 remove unsupported tool chain files https://github.com/ARMmbed/mbed-os/pull/4020

4065: K66F: Move bss section to m_data_2 Section https://github.com/ARMmbed/mbed-os/pull/4065

4014: Issue 3763: Reduce heap allocation in the GCC linker file https://github.com/ARMmbed/mbed-os/pull/4014

4030: [STM32L0] reduce IAR heap and stack size for small targets https://github.com/ARMmbed/mbed-os/pull/4030

4109: NUCLEO_L476RG : minor serial pin update https://github.com/ARMmbed/mbed-os/pull/4109

3982: Ticker - kl25z bugfix for handling events in the past https://github.com/ARMmbed/mbed-os/pull/3982

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 92:4fc01daae5a5 1 /**************************************************************************//**
bogdanm 92:4fc01daae5a5 2 * @file core_ca9.h
bogdanm 92:4fc01daae5a5 3 * @brief CMSIS Cortex-A9 Core Peripheral Access Layer Header File
bogdanm 92:4fc01daae5a5 4 * @version
bogdanm 92:4fc01daae5a5 5 * @date 25 March 2013
bogdanm 92:4fc01daae5a5 6 *
bogdanm 92:4fc01daae5a5 7 * @note
bogdanm 92:4fc01daae5a5 8 *
bogdanm 92:4fc01daae5a5 9 ******************************************************************************/
bogdanm 92:4fc01daae5a5 10 /* Copyright (c) 2009 - 2012 ARM LIMITED
bogdanm 92:4fc01daae5a5 11
bogdanm 92:4fc01daae5a5 12 All rights reserved.
bogdanm 92:4fc01daae5a5 13 Redistribution and use in source and binary forms, with or without
bogdanm 92:4fc01daae5a5 14 modification, are permitted provided that the following conditions are met:
bogdanm 92:4fc01daae5a5 15 - Redistributions of source code must retain the above copyright
bogdanm 92:4fc01daae5a5 16 notice, this list of conditions and the following disclaimer.
bogdanm 92:4fc01daae5a5 17 - Redistributions in binary form must reproduce the above copyright
bogdanm 92:4fc01daae5a5 18 notice, this list of conditions and the following disclaimer in the
bogdanm 92:4fc01daae5a5 19 documentation and/or other materials provided with the distribution.
bogdanm 92:4fc01daae5a5 20 - Neither the name of ARM nor the names of its contributors may be used
bogdanm 92:4fc01daae5a5 21 to endorse or promote products derived from this software without
bogdanm 92:4fc01daae5a5 22 specific prior written permission.
bogdanm 92:4fc01daae5a5 23 *
bogdanm 92:4fc01daae5a5 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 92:4fc01daae5a5 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 92:4fc01daae5a5 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
bogdanm 92:4fc01daae5a5 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
bogdanm 92:4fc01daae5a5 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
bogdanm 92:4fc01daae5a5 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
bogdanm 92:4fc01daae5a5 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
bogdanm 92:4fc01daae5a5 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
bogdanm 92:4fc01daae5a5 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
bogdanm 92:4fc01daae5a5 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
bogdanm 92:4fc01daae5a5 34 POSSIBILITY OF SUCH DAMAGE.
bogdanm 92:4fc01daae5a5 35 ---------------------------------------------------------------------------*/
bogdanm 92:4fc01daae5a5 36
bogdanm 92:4fc01daae5a5 37
bogdanm 92:4fc01daae5a5 38 #if defined ( __ICCARM__ )
bogdanm 92:4fc01daae5a5 39 #pragma system_include /* treat file as system include file for MISRA check */
bogdanm 92:4fc01daae5a5 40 #endif
bogdanm 92:4fc01daae5a5 41
bogdanm 92:4fc01daae5a5 42 #ifdef __cplusplus
bogdanm 92:4fc01daae5a5 43 extern "C" {
bogdanm 92:4fc01daae5a5 44 #endif
bogdanm 92:4fc01daae5a5 45
bogdanm 92:4fc01daae5a5 46 #ifndef __CORE_CA9_H_GENERIC
bogdanm 92:4fc01daae5a5 47 #define __CORE_CA9_H_GENERIC
bogdanm 92:4fc01daae5a5 48
bogdanm 92:4fc01daae5a5 49
bogdanm 92:4fc01daae5a5 50 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
bogdanm 92:4fc01daae5a5 51 CMSIS violates the following MISRA-C:2004 rules:
bogdanm 92:4fc01daae5a5 52
bogdanm 92:4fc01daae5a5 53 \li Required Rule 8.5, object/function definition in header file.<br>
bogdanm 92:4fc01daae5a5 54 Function definitions in header files are used to allow 'inlining'.
bogdanm 92:4fc01daae5a5 55
bogdanm 92:4fc01daae5a5 56 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
bogdanm 92:4fc01daae5a5 57 Unions are used for effective representation of core registers.
bogdanm 92:4fc01daae5a5 58
bogdanm 92:4fc01daae5a5 59 \li Advisory Rule 19.7, Function-like macro defined.<br>
bogdanm 92:4fc01daae5a5 60 Function-like macros are used to allow more efficient code.
bogdanm 92:4fc01daae5a5 61 */
bogdanm 92:4fc01daae5a5 62
bogdanm 92:4fc01daae5a5 63
bogdanm 92:4fc01daae5a5 64 /*******************************************************************************
bogdanm 92:4fc01daae5a5 65 * CMSIS definitions
bogdanm 92:4fc01daae5a5 66 ******************************************************************************/
bogdanm 92:4fc01daae5a5 67 /** \ingroup Cortex_A9
bogdanm 92:4fc01daae5a5 68 @{
bogdanm 92:4fc01daae5a5 69 */
bogdanm 92:4fc01daae5a5 70
bogdanm 92:4fc01daae5a5 71 /* CMSIS CA9 definitions */
bogdanm 92:4fc01daae5a5 72 #define __CA9_CMSIS_VERSION_MAIN (0x03) /*!< [31:16] CMSIS HAL main version */
bogdanm 92:4fc01daae5a5 73 #define __CA9_CMSIS_VERSION_SUB (0x10) /*!< [15:0] CMSIS HAL sub version */
bogdanm 92:4fc01daae5a5 74 #define __CA9_CMSIS_VERSION ((__CA9_CMSIS_VERSION_MAIN << 16) | \
bogdanm 92:4fc01daae5a5 75 __CA9_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
bogdanm 92:4fc01daae5a5 76
bogdanm 92:4fc01daae5a5 77 #define __CORTEX_A (0x09) /*!< Cortex-A Core */
bogdanm 92:4fc01daae5a5 78
bogdanm 92:4fc01daae5a5 79
bogdanm 92:4fc01daae5a5 80 #if defined ( __CC_ARM )
bogdanm 92:4fc01daae5a5 81 #define __ASM __asm /*!< asm keyword for ARM Compiler */
bogdanm 92:4fc01daae5a5 82 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
bogdanm 92:4fc01daae5a5 83 #define __STATIC_INLINE static __inline
bogdanm 92:4fc01daae5a5 84 #define __STATIC_ASM static __asm
bogdanm 92:4fc01daae5a5 85
bogdanm 92:4fc01daae5a5 86 #elif defined ( __ICCARM__ )
bogdanm 92:4fc01daae5a5 87 #define __ASM __asm /*!< asm keyword for IAR Compiler */
bogdanm 92:4fc01daae5a5 88 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
bogdanm 92:4fc01daae5a5 89 #define __STATIC_INLINE static inline
bogdanm 92:4fc01daae5a5 90 #define __STATIC_ASM static __asm
bogdanm 92:4fc01daae5a5 91
Kojto 115:87f2f5183dfb 92 #include <stdint.h>
Kojto 115:87f2f5183dfb 93 inline uint32_t __get_PSR(void) {
Kojto 115:87f2f5183dfb 94 __ASM("mrs r0, cpsr");
Kojto 115:87f2f5183dfb 95 }
Kojto 115:87f2f5183dfb 96
bogdanm 92:4fc01daae5a5 97 #elif defined ( __TMS470__ )
bogdanm 92:4fc01daae5a5 98 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
bogdanm 92:4fc01daae5a5 99 #define __STATIC_INLINE static inline
bogdanm 92:4fc01daae5a5 100 #define __STATIC_ASM static __asm
bogdanm 92:4fc01daae5a5 101
bogdanm 92:4fc01daae5a5 102 #elif defined ( __GNUC__ )
bogdanm 92:4fc01daae5a5 103 #define __ASM __asm /*!< asm keyword for GNU Compiler */
bogdanm 92:4fc01daae5a5 104 #define __INLINE inline /*!< inline keyword for GNU Compiler */
bogdanm 92:4fc01daae5a5 105 #define __STATIC_INLINE static inline
bogdanm 92:4fc01daae5a5 106 #define __STATIC_ASM static __asm
bogdanm 92:4fc01daae5a5 107
bogdanm 92:4fc01daae5a5 108 #elif defined ( __TASKING__ )
bogdanm 92:4fc01daae5a5 109 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
bogdanm 92:4fc01daae5a5 110 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
bogdanm 92:4fc01daae5a5 111 #define __STATIC_INLINE static inline
bogdanm 92:4fc01daae5a5 112 #define __STATIC_ASM static __asm
bogdanm 92:4fc01daae5a5 113
bogdanm 92:4fc01daae5a5 114 #endif
bogdanm 92:4fc01daae5a5 115
bogdanm 92:4fc01daae5a5 116 /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
bogdanm 92:4fc01daae5a5 117 */
bogdanm 92:4fc01daae5a5 118 #if defined ( __CC_ARM )
bogdanm 92:4fc01daae5a5 119 #if defined __TARGET_FPU_VFP
bogdanm 92:4fc01daae5a5 120 #if (__FPU_PRESENT == 1)
bogdanm 92:4fc01daae5a5 121 #define __FPU_USED 1
bogdanm 92:4fc01daae5a5 122 #else
bogdanm 92:4fc01daae5a5 123 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 92:4fc01daae5a5 124 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 125 #endif
bogdanm 92:4fc01daae5a5 126 #else
bogdanm 92:4fc01daae5a5 127 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 128 #endif
bogdanm 92:4fc01daae5a5 129
bogdanm 92:4fc01daae5a5 130 #elif defined ( __ICCARM__ )
bogdanm 92:4fc01daae5a5 131 #if defined __ARMVFP__
bogdanm 92:4fc01daae5a5 132 #if (__FPU_PRESENT == 1)
bogdanm 92:4fc01daae5a5 133 #define __FPU_USED 1
bogdanm 92:4fc01daae5a5 134 #else
bogdanm 92:4fc01daae5a5 135 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 92:4fc01daae5a5 136 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 137 #endif
bogdanm 92:4fc01daae5a5 138 #else
bogdanm 92:4fc01daae5a5 139 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 140 #endif
bogdanm 92:4fc01daae5a5 141
bogdanm 92:4fc01daae5a5 142 #elif defined ( __TMS470__ )
bogdanm 92:4fc01daae5a5 143 #if defined __TI_VFP_SUPPORT__
bogdanm 92:4fc01daae5a5 144 #if (__FPU_PRESENT == 1)
bogdanm 92:4fc01daae5a5 145 #define __FPU_USED 1
bogdanm 92:4fc01daae5a5 146 #else
bogdanm 92:4fc01daae5a5 147 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 92:4fc01daae5a5 148 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 149 #endif
bogdanm 92:4fc01daae5a5 150 #else
bogdanm 92:4fc01daae5a5 151 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 152 #endif
bogdanm 92:4fc01daae5a5 153
bogdanm 92:4fc01daae5a5 154 #elif defined ( __GNUC__ )
bogdanm 92:4fc01daae5a5 155 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
bogdanm 92:4fc01daae5a5 156 #if (__FPU_PRESENT == 1)
bogdanm 92:4fc01daae5a5 157 #define __FPU_USED 1
bogdanm 92:4fc01daae5a5 158 #else
bogdanm 92:4fc01daae5a5 159 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 92:4fc01daae5a5 160 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 161 #endif
bogdanm 92:4fc01daae5a5 162 #else
bogdanm 92:4fc01daae5a5 163 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 164 #endif
bogdanm 92:4fc01daae5a5 165
bogdanm 92:4fc01daae5a5 166 #elif defined ( __TASKING__ )
bogdanm 92:4fc01daae5a5 167 #if defined __FPU_VFP__
bogdanm 92:4fc01daae5a5 168 #if (__FPU_PRESENT == 1)
bogdanm 92:4fc01daae5a5 169 #define __FPU_USED 1
bogdanm 92:4fc01daae5a5 170 #else
bogdanm 92:4fc01daae5a5 171 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 92:4fc01daae5a5 172 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 173 #endif
bogdanm 92:4fc01daae5a5 174 #else
bogdanm 92:4fc01daae5a5 175 #define __FPU_USED 0
bogdanm 92:4fc01daae5a5 176 #endif
bogdanm 92:4fc01daae5a5 177 #endif
bogdanm 92:4fc01daae5a5 178
bogdanm 92:4fc01daae5a5 179 #include <stdint.h> /*!< standard types definitions */
bogdanm 92:4fc01daae5a5 180 #include "core_caInstr.h" /*!< Core Instruction Access */
bogdanm 92:4fc01daae5a5 181 #include "core_caFunc.h" /*!< Core Function Access */
bogdanm 92:4fc01daae5a5 182 #include "core_cm4_simd.h" /*!< Compiler specific SIMD Intrinsics */
bogdanm 92:4fc01daae5a5 183
bogdanm 92:4fc01daae5a5 184 #endif /* __CORE_CA9_H_GENERIC */
bogdanm 92:4fc01daae5a5 185
bogdanm 92:4fc01daae5a5 186 #ifndef __CMSIS_GENERIC
bogdanm 92:4fc01daae5a5 187
bogdanm 92:4fc01daae5a5 188 #ifndef __CORE_CA9_H_DEPENDANT
bogdanm 92:4fc01daae5a5 189 #define __CORE_CA9_H_DEPENDANT
bogdanm 92:4fc01daae5a5 190
bogdanm 92:4fc01daae5a5 191 /* check device defines and use defaults */
bogdanm 92:4fc01daae5a5 192 #if defined __CHECK_DEVICE_DEFINES
bogdanm 92:4fc01daae5a5 193 #ifndef __CA9_REV
bogdanm 92:4fc01daae5a5 194 #define __CA9_REV 0x0000
bogdanm 92:4fc01daae5a5 195 #warning "__CA9_REV not defined in device header file; using default!"
bogdanm 92:4fc01daae5a5 196 #endif
bogdanm 92:4fc01daae5a5 197
bogdanm 92:4fc01daae5a5 198 #ifndef __FPU_PRESENT
bogdanm 92:4fc01daae5a5 199 #define __FPU_PRESENT 1
bogdanm 92:4fc01daae5a5 200 #warning "__FPU_PRESENT not defined in device header file; using default!"
bogdanm 92:4fc01daae5a5 201 #endif
bogdanm 92:4fc01daae5a5 202
bogdanm 92:4fc01daae5a5 203 #ifndef __Vendor_SysTickConfig
bogdanm 92:4fc01daae5a5 204 #define __Vendor_SysTickConfig 1
bogdanm 92:4fc01daae5a5 205 #endif
bogdanm 92:4fc01daae5a5 206
bogdanm 92:4fc01daae5a5 207 #if __Vendor_SysTickConfig == 0
bogdanm 92:4fc01daae5a5 208 #error "__Vendor_SysTickConfig set to 0, but vendor systick timer must be supplied for Cortex-A9"
bogdanm 92:4fc01daae5a5 209 #endif
bogdanm 92:4fc01daae5a5 210 #endif
bogdanm 92:4fc01daae5a5 211
bogdanm 92:4fc01daae5a5 212 /* IO definitions (access restrictions to peripheral registers) */
bogdanm 92:4fc01daae5a5 213 /**
bogdanm 92:4fc01daae5a5 214 \defgroup CMSIS_glob_defs CMSIS Global Defines
bogdanm 92:4fc01daae5a5 215
bogdanm 92:4fc01daae5a5 216 <strong>IO Type Qualifiers</strong> are used
bogdanm 92:4fc01daae5a5 217 \li to specify the access to peripheral variables.
bogdanm 92:4fc01daae5a5 218 \li for automatic generation of peripheral register debug information.
bogdanm 92:4fc01daae5a5 219 */
bogdanm 92:4fc01daae5a5 220 #ifdef __cplusplus
bogdanm 92:4fc01daae5a5 221 #define __I volatile /*!< Defines 'read only' permissions */
bogdanm 92:4fc01daae5a5 222 #else
bogdanm 92:4fc01daae5a5 223 #define __I volatile const /*!< Defines 'read only' permissions */
bogdanm 92:4fc01daae5a5 224 #endif
bogdanm 92:4fc01daae5a5 225 #define __O volatile /*!< Defines 'write only' permissions */
bogdanm 92:4fc01daae5a5 226 #define __IO volatile /*!< Defines 'read / write' permissions */
bogdanm 92:4fc01daae5a5 227
bogdanm 92:4fc01daae5a5 228 /*@} end of group Cortex_A9 */
bogdanm 92:4fc01daae5a5 229
bogdanm 92:4fc01daae5a5 230
bogdanm 92:4fc01daae5a5 231 /*******************************************************************************
bogdanm 92:4fc01daae5a5 232 * Register Abstraction
bogdanm 92:4fc01daae5a5 233 ******************************************************************************/
bogdanm 92:4fc01daae5a5 234 /** \defgroup CMSIS_core_register Defines and Type Definitions
bogdanm 92:4fc01daae5a5 235 \brief Type definitions and defines for Cortex-A processor based devices.
bogdanm 92:4fc01daae5a5 236 */
bogdanm 92:4fc01daae5a5 237
bogdanm 92:4fc01daae5a5 238 /** \ingroup CMSIS_core_register
bogdanm 92:4fc01daae5a5 239 \defgroup CMSIS_CORE Status and Control Registers
bogdanm 92:4fc01daae5a5 240 \brief Core Register type definitions.
bogdanm 92:4fc01daae5a5 241 @{
bogdanm 92:4fc01daae5a5 242 */
bogdanm 92:4fc01daae5a5 243
bogdanm 92:4fc01daae5a5 244 /** \brief Union type to access the Application Program Status Register (APSR).
bogdanm 92:4fc01daae5a5 245 */
bogdanm 92:4fc01daae5a5 246 typedef union
bogdanm 92:4fc01daae5a5 247 {
bogdanm 92:4fc01daae5a5 248 struct
bogdanm 92:4fc01daae5a5 249 {
bogdanm 92:4fc01daae5a5 250 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
bogdanm 92:4fc01daae5a5 251 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
bogdanm 92:4fc01daae5a5 252 uint32_t reserved1:7; /*!< bit: 20..23 Reserved */
bogdanm 92:4fc01daae5a5 253 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
bogdanm 92:4fc01daae5a5 254 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
bogdanm 92:4fc01daae5a5 255 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
bogdanm 92:4fc01daae5a5 256 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
bogdanm 92:4fc01daae5a5 257 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
bogdanm 92:4fc01daae5a5 258 } b; /*!< Structure used for bit access */
bogdanm 92:4fc01daae5a5 259 uint32_t w; /*!< Type used for word access */
bogdanm 92:4fc01daae5a5 260 } APSR_Type;
bogdanm 92:4fc01daae5a5 261
bogdanm 92:4fc01daae5a5 262
bogdanm 92:4fc01daae5a5 263 /*@} end of group CMSIS_CORE */
bogdanm 92:4fc01daae5a5 264
bogdanm 92:4fc01daae5a5 265 /*@} end of CMSIS_Core_FPUFunctions */
bogdanm 92:4fc01daae5a5 266
bogdanm 92:4fc01daae5a5 267
bogdanm 92:4fc01daae5a5 268 #endif /* __CORE_CA9_H_GENERIC */
bogdanm 92:4fc01daae5a5 269
bogdanm 92:4fc01daae5a5 270 #endif /* __CMSIS_GENERIC */
bogdanm 92:4fc01daae5a5 271
bogdanm 92:4fc01daae5a5 272 #ifdef __cplusplus
bogdanm 92:4fc01daae5a5 273 }
bogdanm 92:4fc01daae5a5 274
bogdanm 92:4fc01daae5a5 275
bogdanm 92:4fc01daae5a5 276 #endif