mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_EFM32PG12_STK3402/core_cm4.h@143:86740a56073b, 2017-05-26 (annotated)

Committer:: AnnaBridge
Date:: Fri May 26 12:30:20 2017 +0100
Revision:: 143:86740a56073b
Parent:: 139:856d2700e60b
Child:: 145:64910690c574

Release 143 of the mbed library.

Who changed what in which revision?

User	Revision	Line number	New contents of line
<>	139:856d2700e60b	1	/************************************************************************//
<>	139:856d2700e60b	2	* @file core_cm4.h
<>	139:856d2700e60b	3	* @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File
<>	139:856d2700e60b	4	* @version V4.10
<>	139:856d2700e60b	5	* @date 18. March 2015
<>	139:856d2700e60b	6	*
<>	139:856d2700e60b	7	* @note
<>	139:856d2700e60b	8	*
<>	139:856d2700e60b	9	******************************************************************************/
<>	139:856d2700e60b	10	/* Copyright (c) 2009 - 2015 ARM LIMITED
<>	139:856d2700e60b	11
<>	139:856d2700e60b	12	All rights reserved.
<>	139:856d2700e60b	13	Redistribution and use in source and binary forms, with or without
<>	139:856d2700e60b	14	modification, are permitted provided that the following conditions are met:
<>	139:856d2700e60b	15	- Redistributions of source code must retain the above copyright
<>	139:856d2700e60b	16	notice, this list of conditions and the following disclaimer.
<>	139:856d2700e60b	17	- Redistributions in binary form must reproduce the above copyright
<>	139:856d2700e60b	18	notice, this list of conditions and the following disclaimer in the
<>	139:856d2700e60b	19	documentation and/or other materials provided with the distribution.
<>	139:856d2700e60b	20	- Neither the name of ARM nor the names of its contributors may be used
<>	139:856d2700e60b	21	to endorse or promote products derived from this software without
<>	139:856d2700e60b	22	specific prior written permission.
<>	139:856d2700e60b	23	*
<>	139:856d2700e60b	24	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
<>	139:856d2700e60b	25	AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<>	139:856d2700e60b	26	IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
<>	139:856d2700e60b	27	ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
<>	139:856d2700e60b	28	LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
<>	139:856d2700e60b	29	CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
<>	139:856d2700e60b	30	SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
<>	139:856d2700e60b	31	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
<>	139:856d2700e60b	32	CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
<>	139:856d2700e60b	33	ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
<>	139:856d2700e60b	34	POSSIBILITY OF SUCH DAMAGE.
<>	139:856d2700e60b	35	---------------------------------------------------------------------------*/
<>	139:856d2700e60b	36
<>	139:856d2700e60b	37
<>	139:856d2700e60b	38	#if defined ( __ICCARM__ )
<>	139:856d2700e60b	39	#pragma system_include /* treat file as system include file for MISRA check */
<>	139:856d2700e60b	40	#endif
<>	139:856d2700e60b	41
<>	139:856d2700e60b	42	#ifndef __CORE_CM4_H_GENERIC
<>	139:856d2700e60b	43	#define __CORE_CM4_H_GENERIC
<>	139:856d2700e60b	44
<>	139:856d2700e60b	45	#ifdef __cplusplus
<>	139:856d2700e60b	46	extern "C" {
<>	139:856d2700e60b	47	#endif
<>	139:856d2700e60b	48
<>	139:856d2700e60b	49	/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
<>	139:856d2700e60b	50	CMSIS violates the following MISRA-C:2004 rules:
<>	139:856d2700e60b	51
<>	139:856d2700e60b	52	\li Required Rule 8.5, object/function definition in header file.<br>
<>	139:856d2700e60b	53	Function definitions in header files are used to allow 'inlining'.
<>	139:856d2700e60b	54
<>	139:856d2700e60b	55	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
<>	139:856d2700e60b	56	Unions are used for effective representation of core registers.
<>	139:856d2700e60b	57
<>	139:856d2700e60b	58	\li Advisory Rule 19.7, Function-like macro defined.<br>
<>	139:856d2700e60b	59	Function-like macros are used to allow more efficient code.
<>	139:856d2700e60b	60	*/
<>	139:856d2700e60b	61
<>	139:856d2700e60b	62
<>	139:856d2700e60b	63	/*******************************************************************************
<>	139:856d2700e60b	64	* CMSIS definitions
<>	139:856d2700e60b	65	******************************************************************************/
<>	139:856d2700e60b	66	/** \ingroup Cortex_M4
<>	139:856d2700e60b	67	@{
<>	139:856d2700e60b	68	*/
<>	139:856d2700e60b	69
<>	139:856d2700e60b	70	/* CMSIS CM4 definitions */
<>	139:856d2700e60b	71	#define __CM4_CMSIS_VERSION_MAIN (0x04) /!< [31:16] CMSIS HAL main version /
<>	139:856d2700e60b	72	#define __CM4_CMSIS_VERSION_SUB (0x00) /!< [15:0] CMSIS HAL sub version /
<>	139:856d2700e60b	73	#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) \| \
<>	139:856d2700e60b	74	__CM4_CMSIS_VERSION_SUB ) /!< CMSIS HAL version number /
<>	139:856d2700e60b	75
<>	139:856d2700e60b	76	#define __CORTEX_M (0x04) /!< Cortex-M Core /
<>	139:856d2700e60b	77
<>	139:856d2700e60b	78
<>	139:856d2700e60b	79	#if defined ( __CC_ARM )
<>	139:856d2700e60b	80	#define __ASM __asm /!< asm keyword for ARM Compiler /
<>	139:856d2700e60b	81	#define __INLINE __inline /!< inline keyword for ARM Compiler /
<>	139:856d2700e60b	82	#define __STATIC_INLINE static __inline
<>	139:856d2700e60b	83
<>	139:856d2700e60b	84	#elif defined ( __GNUC__ )
<>	139:856d2700e60b	85	#define __ASM __asm /!< asm keyword for GNU Compiler /
<>	139:856d2700e60b	86	#define __INLINE inline /!< inline keyword for GNU Compiler /
<>	139:856d2700e60b	87	#define __STATIC_INLINE static inline
<>	139:856d2700e60b	88
<>	139:856d2700e60b	89	#elif defined ( __ICCARM__ )
<>	139:856d2700e60b	90	#define __ASM __asm /!< asm keyword for IAR Compiler /
<>	139:856d2700e60b	91	#define __INLINE inline /!< inline keyword for IAR Compiler. Only available in High optimization mode! /
<>	139:856d2700e60b	92	#define __STATIC_INLINE static inline
<>	139:856d2700e60b	93
<>	139:856d2700e60b	94	#elif defined ( __TMS470__ )
<>	139:856d2700e60b	95	#define __ASM __asm /!< asm keyword for TI CCS Compiler /
<>	139:856d2700e60b	96	#define __STATIC_INLINE static inline
<>	139:856d2700e60b	97
<>	139:856d2700e60b	98	#elif defined ( __TASKING__ )
<>	139:856d2700e60b	99	#define __ASM __asm /!< asm keyword for TASKING Compiler /
<>	139:856d2700e60b	100	#define __INLINE inline /!< inline keyword for TASKING Compiler /
<>	139:856d2700e60b	101	#define __STATIC_INLINE static inline
<>	139:856d2700e60b	102
<>	139:856d2700e60b	103	#elif defined ( __CSMC__ )
<>	139:856d2700e60b	104	#define __packed
<>	139:856d2700e60b	105	#define __ASM _asm /!< asm keyword for COSMIC Compiler /
<>	139:856d2700e60b	106	#define __INLINE inline /use -pc99 on compile line !< inline keyword for COSMIC Compiler /
<>	139:856d2700e60b	107	#define __STATIC_INLINE static inline
<>	139:856d2700e60b	108
<>	139:856d2700e60b	109	#endif
<>	139:856d2700e60b	110
<>	139:856d2700e60b	111	/** __FPU_USED indicates whether an FPU is used or not.
<>	139:856d2700e60b	112	For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
<>	139:856d2700e60b	113	*/
<>	139:856d2700e60b	114	#if defined ( __CC_ARM )
<>	139:856d2700e60b	115	#if defined __TARGET_FPU_VFP
<>	139:856d2700e60b	116	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	117	#define __FPU_USED 1
<>	139:856d2700e60b	118	#else
<>	139:856d2700e60b	119	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	120	#define __FPU_USED 0
<>	139:856d2700e60b	121	#endif
<>	139:856d2700e60b	122	#else
<>	139:856d2700e60b	123	#define __FPU_USED 0
<>	139:856d2700e60b	124	#endif
<>	139:856d2700e60b	125
<>	139:856d2700e60b	126	#elif defined ( __GNUC__ )
<>	139:856d2700e60b	127	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
<>	139:856d2700e60b	128	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	129	#define __FPU_USED 1
<>	139:856d2700e60b	130	#else
<>	139:856d2700e60b	131	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	132	#define __FPU_USED 0
<>	139:856d2700e60b	133	#endif
<>	139:856d2700e60b	134	#else
<>	139:856d2700e60b	135	#define __FPU_USED 0
<>	139:856d2700e60b	136	#endif
<>	139:856d2700e60b	137
<>	139:856d2700e60b	138	#elif defined ( __ICCARM__ )
<>	139:856d2700e60b	139	#if defined __ARMVFP__
<>	139:856d2700e60b	140	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	141	#define __FPU_USED 1
<>	139:856d2700e60b	142	#else
<>	139:856d2700e60b	143	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	144	#define __FPU_USED 0
<>	139:856d2700e60b	145	#endif
<>	139:856d2700e60b	146	#else
<>	139:856d2700e60b	147	#define __FPU_USED 0
<>	139:856d2700e60b	148	#endif
<>	139:856d2700e60b	149
<>	139:856d2700e60b	150	#elif defined ( __TMS470__ )
<>	139:856d2700e60b	151	#if defined __TI_VFP_SUPPORT__
<>	139:856d2700e60b	152	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	153	#define __FPU_USED 1
<>	139:856d2700e60b	154	#else
<>	139:856d2700e60b	155	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	156	#define __FPU_USED 0
<>	139:856d2700e60b	157	#endif
<>	139:856d2700e60b	158	#else
<>	139:856d2700e60b	159	#define __FPU_USED 0
<>	139:856d2700e60b	160	#endif
<>	139:856d2700e60b	161
<>	139:856d2700e60b	162	#elif defined ( __TASKING__ )
<>	139:856d2700e60b	163	#if defined __FPU_VFP__
<>	139:856d2700e60b	164	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	165	#define __FPU_USED 1
<>	139:856d2700e60b	166	#else
<>	139:856d2700e60b	167	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	168	#define __FPU_USED 0
<>	139:856d2700e60b	169	#endif
<>	139:856d2700e60b	170	#else
<>	139:856d2700e60b	171	#define __FPU_USED 0
<>	139:856d2700e60b	172	#endif
<>	139:856d2700e60b	173
<>	139:856d2700e60b	174	#elif defined ( __CSMC__ ) /* Cosmic */
<>	139:856d2700e60b	175	#if ( __CSMC__ & 0x400) // FPU present for parser
<>	139:856d2700e60b	176	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	177	#define __FPU_USED 1
<>	139:856d2700e60b	178	#else
<>	139:856d2700e60b	179	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
<>	139:856d2700e60b	180	#define __FPU_USED 0
<>	139:856d2700e60b	181	#endif
<>	139:856d2700e60b	182	#else
<>	139:856d2700e60b	183	#define __FPU_USED 0
<>	139:856d2700e60b	184	#endif
<>	139:856d2700e60b	185	#endif
<>	139:856d2700e60b	186
<>	139:856d2700e60b	187	#include <stdint.h> /* standard types definitions */
<>	139:856d2700e60b	188	#include <core_cmInstr.h> /* Core Instruction Access */
<>	139:856d2700e60b	189	#include <core_cmFunc.h> /* Core Function Access */
<>	139:856d2700e60b	190	#include <core_cmSimd.h> /* Compiler specific SIMD Intrinsics */
<>	139:856d2700e60b	191
<>	139:856d2700e60b	192	#ifdef __cplusplus
<>	139:856d2700e60b	193	}
<>	139:856d2700e60b	194	#endif
<>	139:856d2700e60b	195
<>	139:856d2700e60b	196	#endif /* __CORE_CM4_H_GENERIC */
<>	139:856d2700e60b	197
<>	139:856d2700e60b	198	#ifndef __CMSIS_GENERIC
<>	139:856d2700e60b	199
<>	139:856d2700e60b	200	#ifndef __CORE_CM4_H_DEPENDANT
<>	139:856d2700e60b	201	#define __CORE_CM4_H_DEPENDANT
<>	139:856d2700e60b	202
<>	139:856d2700e60b	203	#ifdef __cplusplus
<>	139:856d2700e60b	204	extern "C" {
<>	139:856d2700e60b	205	#endif
<>	139:856d2700e60b	206
<>	139:856d2700e60b	207	/* check device defines and use defaults */
<>	139:856d2700e60b	208	#if defined __CHECK_DEVICE_DEFINES
<>	139:856d2700e60b	209	#ifndef __CM4_REV
<>	139:856d2700e60b	210	#define __CM4_REV 0x0000
<>	139:856d2700e60b	211	#warning "__CM4_REV not defined in device header file; using default!"
<>	139:856d2700e60b	212	#endif
<>	139:856d2700e60b	213
<>	139:856d2700e60b	214	#ifndef __FPU_PRESENT
<>	139:856d2700e60b	215	#define __FPU_PRESENT 0
<>	139:856d2700e60b	216	#warning "__FPU_PRESENT not defined in device header file; using default!"
<>	139:856d2700e60b	217	#endif
<>	139:856d2700e60b	218
<>	139:856d2700e60b	219	#ifndef __MPU_PRESENT
<>	139:856d2700e60b	220	#define __MPU_PRESENT 0
<>	139:856d2700e60b	221	#warning "__MPU_PRESENT not defined in device header file; using default!"
<>	139:856d2700e60b	222	#endif
<>	139:856d2700e60b	223
<>	139:856d2700e60b	224	#ifndef __NVIC_PRIO_BITS
<>	139:856d2700e60b	225	#define __NVIC_PRIO_BITS 4
<>	139:856d2700e60b	226	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
<>	139:856d2700e60b	227	#endif
<>	139:856d2700e60b	228
<>	139:856d2700e60b	229	#ifndef __Vendor_SysTickConfig
<>	139:856d2700e60b	230	#define __Vendor_SysTickConfig 0
<>	139:856d2700e60b	231	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
<>	139:856d2700e60b	232	#endif
<>	139:856d2700e60b	233	#endif
<>	139:856d2700e60b	234
<>	139:856d2700e60b	235	/* IO definitions (access restrictions to peripheral registers) */
<>	139:856d2700e60b	236	/**
<>	139:856d2700e60b	237	\defgroup CMSIS_glob_defs CMSIS Global Defines
<>	139:856d2700e60b	238
<>	139:856d2700e60b	239	<strong>IO Type Qualifiers</strong> are used
<>	139:856d2700e60b	240	\li to specify the access to peripheral variables.
<>	139:856d2700e60b	241	\li for automatic generation of peripheral register debug information.
<>	139:856d2700e60b	242	*/
<>	139:856d2700e60b	243	#ifdef __cplusplus
<>	139:856d2700e60b	244	#define __I volatile /!< Defines 'read only' permissions /
<>	139:856d2700e60b	245	#else
<>	139:856d2700e60b	246	#define __I volatile const /!< Defines 'read only' permissions /
<>	139:856d2700e60b	247	#endif
<>	139:856d2700e60b	248	#define __O volatile /!< Defines 'write only' permissions /
<>	139:856d2700e60b	249	#define __IO volatile /!< Defines 'read / write' permissions /
<>	139:856d2700e60b	250
<>	139:856d2700e60b	251	#ifdef __cplusplus
<>	139:856d2700e60b	252	#define __IM volatile /!< Defines 'read only' permissions /
<>	139:856d2700e60b	253	#else
<>	139:856d2700e60b	254	#define __IM volatile const /!< Defines 'read only' permissions /
<>	139:856d2700e60b	255	#endif
<>	139:856d2700e60b	256	#define __OM volatile /!< Defines 'write only' permissions /
<>	139:856d2700e60b	257	#define __IOM volatile /!< Defines 'read / write' permissions /
<>	139:856d2700e60b	258
<>	139:856d2700e60b	259	/@} end of group Cortex_M4 /
<>	139:856d2700e60b	260
<>	139:856d2700e60b	261
<>	139:856d2700e60b	262
<>	139:856d2700e60b	263	/*******************************************************************************
<>	139:856d2700e60b	264	* Register Abstraction
<>	139:856d2700e60b	265	Core Register contain:
<>	139:856d2700e60b	266	- Core Register
<>	139:856d2700e60b	267	- Core NVIC Register
<>	139:856d2700e60b	268	- Core SCB Register
<>	139:856d2700e60b	269	- Core SysTick Register
<>	139:856d2700e60b	270	- Core Debug Register
<>	139:856d2700e60b	271	- Core MPU Register
<>	139:856d2700e60b	272	- Core FPU Register
<>	139:856d2700e60b	273	******************************************************************************/
<>	139:856d2700e60b	274	/** \defgroup CMSIS_core_register Defines and Type Definitions
<>	139:856d2700e60b	275	\brief Type definitions and defines for Cortex-M processor based devices.
<>	139:856d2700e60b	276	*/
<>	139:856d2700e60b	277
<>	139:856d2700e60b	278	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	279	\defgroup CMSIS_CORE Status and Control Registers
<>	139:856d2700e60b	280	\brief Core Register type definitions.
<>	139:856d2700e60b	281	@{
<>	139:856d2700e60b	282	*/
<>	139:856d2700e60b	283
<>	139:856d2700e60b	284	/** \brief Union type to access the Application Program Status Register (APSR).
<>	139:856d2700e60b	285	*/
<>	139:856d2700e60b	286	typedef union
<>	139:856d2700e60b	287	{
<>	139:856d2700e60b	288	struct
<>	139:856d2700e60b	289	{
<>	139:856d2700e60b	290	uint32_t _reserved0:16; /!< bit: 0..15 Reserved /
<>	139:856d2700e60b	291	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
<>	139:856d2700e60b	292	uint32_t _reserved1:7; /!< bit: 20..26 Reserved /
<>	139:856d2700e60b	293	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
<>	139:856d2700e60b	294	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
<>	139:856d2700e60b	295	uint32_t C:1; /!< bit: 29 Carry condition code flag /
<>	139:856d2700e60b	296	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
<>	139:856d2700e60b	297	uint32_t N:1; /!< bit: 31 Negative condition code flag /
<>	139:856d2700e60b	298	} b; /!< Structure used for bit access /
<>	139:856d2700e60b	299	uint32_t w; /!< Type used for word access /
<>	139:856d2700e60b	300	} APSR_Type;
<>	139:856d2700e60b	301
<>	139:856d2700e60b	302	/* APSR Register Definitions */
<>	139:856d2700e60b	303	#define APSR_N_Pos 31 /!< APSR: N Position /
<>	139:856d2700e60b	304	#define APSR_N_Msk (1UL << APSR_N_Pos) /!< APSR: N Mask /
<>	139:856d2700e60b	305
<>	139:856d2700e60b	306	#define APSR_Z_Pos 30 /!< APSR: Z Position /
<>	139:856d2700e60b	307	#define APSR_Z_Msk (1UL << APSR_Z_Pos) /!< APSR: Z Mask /
<>	139:856d2700e60b	308
<>	139:856d2700e60b	309	#define APSR_C_Pos 29 /!< APSR: C Position /
<>	139:856d2700e60b	310	#define APSR_C_Msk (1UL << APSR_C_Pos) /!< APSR: C Mask /
<>	139:856d2700e60b	311
<>	139:856d2700e60b	312	#define APSR_V_Pos 28 /!< APSR: V Position /
<>	139:856d2700e60b	313	#define APSR_V_Msk (1UL << APSR_V_Pos) /!< APSR: V Mask /
<>	139:856d2700e60b	314
<>	139:856d2700e60b	315	#define APSR_Q_Pos 27 /!< APSR: Q Position /
<>	139:856d2700e60b	316	#define APSR_Q_Msk (1UL << APSR_Q_Pos) /!< APSR: Q Mask /
<>	139:856d2700e60b	317
<>	139:856d2700e60b	318	#define APSR_GE_Pos 16 /!< APSR: GE Position /
<>	139:856d2700e60b	319	#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /!< APSR: GE Mask /
<>	139:856d2700e60b	320
<>	139:856d2700e60b	321
<>	139:856d2700e60b	322	/** \brief Union type to access the Interrupt Program Status Register (IPSR).
<>	139:856d2700e60b	323	*/
<>	139:856d2700e60b	324	typedef union
<>	139:856d2700e60b	325	{
<>	139:856d2700e60b	326	struct
<>	139:856d2700e60b	327	{
<>	139:856d2700e60b	328	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
<>	139:856d2700e60b	329	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
<>	139:856d2700e60b	330	} b; /!< Structure used for bit access /
<>	139:856d2700e60b	331	uint32_t w; /!< Type used for word access /
<>	139:856d2700e60b	332	} IPSR_Type;
<>	139:856d2700e60b	333
<>	139:856d2700e60b	334	/* IPSR Register Definitions */
<>	139:856d2700e60b	335	#define IPSR_ISR_Pos 0 /!< IPSR: ISR Position /
<>	139:856d2700e60b	336	#define IPSR_ISR_Msk (0x1FFUL /<< IPSR_ISR_Pos/) /!< IPSR: ISR Mask /
<>	139:856d2700e60b	337
<>	139:856d2700e60b	338
<>	139:856d2700e60b	339	/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
<>	139:856d2700e60b	340	*/
<>	139:856d2700e60b	341	typedef union
<>	139:856d2700e60b	342	{
<>	139:856d2700e60b	343	struct
<>	139:856d2700e60b	344	{
<>	139:856d2700e60b	345	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
<>	139:856d2700e60b	346	uint32_t _reserved0:7; /!< bit: 9..15 Reserved /
<>	139:856d2700e60b	347	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
<>	139:856d2700e60b	348	uint32_t _reserved1:4; /!< bit: 20..23 Reserved /
<>	139:856d2700e60b	349	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
<>	139:856d2700e60b	350	uint32_t IT:2; /!< bit: 25..26 saved IT state (read 0) /
<>	139:856d2700e60b	351	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
<>	139:856d2700e60b	352	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
<>	139:856d2700e60b	353	uint32_t C:1; /!< bit: 29 Carry condition code flag /
<>	139:856d2700e60b	354	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
<>	139:856d2700e60b	355	uint32_t N:1; /!< bit: 31 Negative condition code flag /
<>	139:856d2700e60b	356	} b; /!< Structure used for bit access /
<>	139:856d2700e60b	357	uint32_t w; /!< Type used for word access /
<>	139:856d2700e60b	358	} xPSR_Type;
<>	139:856d2700e60b	359
<>	139:856d2700e60b	360	/* xPSR Register Definitions */
<>	139:856d2700e60b	361	#define xPSR_N_Pos 31 /!< xPSR: N Position /
<>	139:856d2700e60b	362	#define xPSR_N_Msk (1UL << xPSR_N_Pos) /!< xPSR: N Mask /
<>	139:856d2700e60b	363
<>	139:856d2700e60b	364	#define xPSR_Z_Pos 30 /!< xPSR: Z Position /
<>	139:856d2700e60b	365	#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /!< xPSR: Z Mask /
<>	139:856d2700e60b	366
<>	139:856d2700e60b	367	#define xPSR_C_Pos 29 /!< xPSR: C Position /
<>	139:856d2700e60b	368	#define xPSR_C_Msk (1UL << xPSR_C_Pos) /!< xPSR: C Mask /
<>	139:856d2700e60b	369
<>	139:856d2700e60b	370	#define xPSR_V_Pos 28 /!< xPSR: V Position /
<>	139:856d2700e60b	371	#define xPSR_V_Msk (1UL << xPSR_V_Pos) /!< xPSR: V Mask /
<>	139:856d2700e60b	372
<>	139:856d2700e60b	373	#define xPSR_Q_Pos 27 /!< xPSR: Q Position /
<>	139:856d2700e60b	374	#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /!< xPSR: Q Mask /
<>	139:856d2700e60b	375
<>	139:856d2700e60b	376	#define xPSR_IT_Pos 25 /!< xPSR: IT Position /
<>	139:856d2700e60b	377	#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /!< xPSR: IT Mask /
<>	139:856d2700e60b	378
<>	139:856d2700e60b	379	#define xPSR_T_Pos 24 /!< xPSR: T Position /
<>	139:856d2700e60b	380	#define xPSR_T_Msk (1UL << xPSR_T_Pos) /!< xPSR: T Mask /
<>	139:856d2700e60b	381
<>	139:856d2700e60b	382	#define xPSR_GE_Pos 16 /!< xPSR: GE Position /
<>	139:856d2700e60b	383	#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /!< xPSR: GE Mask /
<>	139:856d2700e60b	384
<>	139:856d2700e60b	385	#define xPSR_ISR_Pos 0 /!< xPSR: ISR Position /
<>	139:856d2700e60b	386	#define xPSR_ISR_Msk (0x1FFUL /<< xPSR_ISR_Pos/) /!< xPSR: ISR Mask /
<>	139:856d2700e60b	387
<>	139:856d2700e60b	388
<>	139:856d2700e60b	389	/** \brief Union type to access the Control Registers (CONTROL).
<>	139:856d2700e60b	390	*/
<>	139:856d2700e60b	391	typedef union
<>	139:856d2700e60b	392	{
<>	139:856d2700e60b	393	struct
<>	139:856d2700e60b	394	{
<>	139:856d2700e60b	395	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
<>	139:856d2700e60b	396	uint32_t SPSEL:1; /!< bit: 1 Stack to be used /
<>	139:856d2700e60b	397	uint32_t FPCA:1; /!< bit: 2 FP extension active flag /
<>	139:856d2700e60b	398	uint32_t _reserved0:29; /!< bit: 3..31 Reserved /
<>	139:856d2700e60b	399	} b; /!< Structure used for bit access /
<>	139:856d2700e60b	400	uint32_t w; /!< Type used for word access /
<>	139:856d2700e60b	401	} CONTROL_Type;
<>	139:856d2700e60b	402
<>	139:856d2700e60b	403	/* CONTROL Register Definitions */
<>	139:856d2700e60b	404	#define CONTROL_FPCA_Pos 2 /!< CONTROL: FPCA Position /
<>	139:856d2700e60b	405	#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /!< CONTROL: FPCA Mask /
<>	139:856d2700e60b	406
<>	139:856d2700e60b	407	#define CONTROL_SPSEL_Pos 1 /!< CONTROL: SPSEL Position /
<>	139:856d2700e60b	408	#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /!< CONTROL: SPSEL Mask /
<>	139:856d2700e60b	409
<>	139:856d2700e60b	410	#define CONTROL_nPRIV_Pos 0 /!< CONTROL: nPRIV Position /
<>	139:856d2700e60b	411	#define CONTROL_nPRIV_Msk (1UL /<< CONTROL_nPRIV_Pos/) /!< CONTROL: nPRIV Mask /
<>	139:856d2700e60b	412
<>	139:856d2700e60b	413	/@} end of group CMSIS_CORE /
<>	139:856d2700e60b	414
<>	139:856d2700e60b	415
<>	139:856d2700e60b	416	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	417	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
<>	139:856d2700e60b	418	\brief Type definitions for the NVIC Registers
<>	139:856d2700e60b	419	@{
<>	139:856d2700e60b	420	*/
<>	139:856d2700e60b	421
<>	139:856d2700e60b	422	/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
<>	139:856d2700e60b	423	*/
<>	139:856d2700e60b	424	typedef struct
<>	139:856d2700e60b	425	{
<>	139:856d2700e60b	426	__IO uint32_t ISER[8]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
<>	139:856d2700e60b	427	uint32_t RESERVED0[24];
<>	139:856d2700e60b	428	__IO uint32_t ICER[8]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
<>	139:856d2700e60b	429	uint32_t RSERVED1[24];
<>	139:856d2700e60b	430	__IO uint32_t ISPR[8]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
<>	139:856d2700e60b	431	uint32_t RESERVED2[24];
<>	139:856d2700e60b	432	__IO uint32_t ICPR[8]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
<>	139:856d2700e60b	433	uint32_t RESERVED3[24];
<>	139:856d2700e60b	434	__IO uint32_t IABR[8]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
<>	139:856d2700e60b	435	uint32_t RESERVED4[56];
<>	139:856d2700e60b	436	__IO uint8_t IP[240]; /!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) /
<>	139:856d2700e60b	437	uint32_t RESERVED5[644];
<>	139:856d2700e60b	438	__O uint32_t STIR; /!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register /
<>	139:856d2700e60b	439	} NVIC_Type;
<>	139:856d2700e60b	440
<>	139:856d2700e60b	441	/* Software Triggered Interrupt Register Definitions */
<>	139:856d2700e60b	442	#define NVIC_STIR_INTID_Pos 0 /!< STIR: INTLINESNUM Position /
<>	139:856d2700e60b	443	#define NVIC_STIR_INTID_Msk (0x1FFUL /<< NVIC_STIR_INTID_Pos/) /!< STIR: INTLINESNUM Mask /
<>	139:856d2700e60b	444
<>	139:856d2700e60b	445	/@} end of group CMSIS_NVIC /
<>	139:856d2700e60b	446
<>	139:856d2700e60b	447
<>	139:856d2700e60b	448	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	449	\defgroup CMSIS_SCB System Control Block (SCB)
<>	139:856d2700e60b	450	\brief Type definitions for the System Control Block Registers
<>	139:856d2700e60b	451	@{
<>	139:856d2700e60b	452	*/
<>	139:856d2700e60b	453
<>	139:856d2700e60b	454	/** \brief Structure type to access the System Control Block (SCB).
<>	139:856d2700e60b	455	*/
<>	139:856d2700e60b	456	typedef struct
<>	139:856d2700e60b	457	{
<>	139:856d2700e60b	458	__I uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
<>	139:856d2700e60b	459	__IO uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
<>	139:856d2700e60b	460	__IO uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
<>	139:856d2700e60b	461	__IO uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
<>	139:856d2700e60b	462	__IO uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
<>	139:856d2700e60b	463	__IO uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
<>	139:856d2700e60b	464	__IO uint8_t SHP[12]; /!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) /
<>	139:856d2700e60b	465	__IO uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
<>	139:856d2700e60b	466	__IO uint32_t CFSR; /!< Offset: 0x028 (R/W) Configurable Fault Status Register /
<>	139:856d2700e60b	467	__IO uint32_t HFSR; /!< Offset: 0x02C (R/W) HardFault Status Register /
<>	139:856d2700e60b	468	__IO uint32_t DFSR; /!< Offset: 0x030 (R/W) Debug Fault Status Register /
<>	139:856d2700e60b	469	__IO uint32_t MMFAR; /!< Offset: 0x034 (R/W) MemManage Fault Address Register /
<>	139:856d2700e60b	470	__IO uint32_t BFAR; /!< Offset: 0x038 (R/W) BusFault Address Register /
<>	139:856d2700e60b	471	__IO uint32_t AFSR; /!< Offset: 0x03C (R/W) Auxiliary Fault Status Register /
<>	139:856d2700e60b	472	__I uint32_t PFR[2]; /!< Offset: 0x040 (R/ ) Processor Feature Register /
<>	139:856d2700e60b	473	__I uint32_t DFR; /!< Offset: 0x048 (R/ ) Debug Feature Register /
<>	139:856d2700e60b	474	__I uint32_t ADR; /!< Offset: 0x04C (R/ ) Auxiliary Feature Register /
<>	139:856d2700e60b	475	__I uint32_t MMFR[4]; /!< Offset: 0x050 (R/ ) Memory Model Feature Register /
<>	139:856d2700e60b	476	__I uint32_t ISAR[5]; /!< Offset: 0x060 (R/ ) Instruction Set Attributes Register /
<>	139:856d2700e60b	477	uint32_t RESERVED0[5];
<>	139:856d2700e60b	478	__IO uint32_t CPACR; /!< Offset: 0x088 (R/W) Coprocessor Access Control Register /
<>	139:856d2700e60b	479	} SCB_Type;
<>	139:856d2700e60b	480
<>	139:856d2700e60b	481	/* SCB CPUID Register Definitions */
<>	139:856d2700e60b	482	#define SCB_CPUID_IMPLEMENTER_Pos 24 /!< SCB CPUID: IMPLEMENTER Position /
<>	139:856d2700e60b	483	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
<>	139:856d2700e60b	484
<>	139:856d2700e60b	485	#define SCB_CPUID_VARIANT_Pos 20 /!< SCB CPUID: VARIANT Position /
<>	139:856d2700e60b	486	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
<>	139:856d2700e60b	487
<>	139:856d2700e60b	488	#define SCB_CPUID_ARCHITECTURE_Pos 16 /!< SCB CPUID: ARCHITECTURE Position /
<>	139:856d2700e60b	489	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
<>	139:856d2700e60b	490
<>	139:856d2700e60b	491	#define SCB_CPUID_PARTNO_Pos 4 /!< SCB CPUID: PARTNO Position /
<>	139:856d2700e60b	492	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
<>	139:856d2700e60b	493
<>	139:856d2700e60b	494	#define SCB_CPUID_REVISION_Pos 0 /!< SCB CPUID: REVISION Position /
<>	139:856d2700e60b	495	#define SCB_CPUID_REVISION_Msk (0xFUL /<< SCB_CPUID_REVISION_Pos/) /!< SCB CPUID: REVISION Mask /
<>	139:856d2700e60b	496
<>	139:856d2700e60b	497	/* SCB Interrupt Control State Register Definitions */
<>	139:856d2700e60b	498	#define SCB_ICSR_NMIPENDSET_Pos 31 /!< SCB ICSR: NMIPENDSET Position /
<>	139:856d2700e60b	499	#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /!< SCB ICSR: NMIPENDSET Mask /
<>	139:856d2700e60b	500
<>	139:856d2700e60b	501	#define SCB_ICSR_PENDSVSET_Pos 28 /!< SCB ICSR: PENDSVSET Position /
<>	139:856d2700e60b	502	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
<>	139:856d2700e60b	503
<>	139:856d2700e60b	504	#define SCB_ICSR_PENDSVCLR_Pos 27 /!< SCB ICSR: PENDSVCLR Position /
<>	139:856d2700e60b	505	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
<>	139:856d2700e60b	506
<>	139:856d2700e60b	507	#define SCB_ICSR_PENDSTSET_Pos 26 /!< SCB ICSR: PENDSTSET Position /
<>	139:856d2700e60b	508	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
<>	139:856d2700e60b	509
<>	139:856d2700e60b	510	#define SCB_ICSR_PENDSTCLR_Pos 25 /!< SCB ICSR: PENDSTCLR Position /
<>	139:856d2700e60b	511	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
<>	139:856d2700e60b	512
<>	139:856d2700e60b	513	#define SCB_ICSR_ISRPREEMPT_Pos 23 /!< SCB ICSR: ISRPREEMPT Position /
<>	139:856d2700e60b	514	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
<>	139:856d2700e60b	515
<>	139:856d2700e60b	516	#define SCB_ICSR_ISRPENDING_Pos 22 /!< SCB ICSR: ISRPENDING Position /
<>	139:856d2700e60b	517	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
<>	139:856d2700e60b	518
<>	139:856d2700e60b	519	#define SCB_ICSR_VECTPENDING_Pos 12 /!< SCB ICSR: VECTPENDING Position /
<>	139:856d2700e60b	520	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
<>	139:856d2700e60b	521
<>	139:856d2700e60b	522	#define SCB_ICSR_RETTOBASE_Pos 11 /!< SCB ICSR: RETTOBASE Position /
<>	139:856d2700e60b	523	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
<>	139:856d2700e60b	524
<>	139:856d2700e60b	525	#define SCB_ICSR_VECTACTIVE_Pos 0 /!< SCB ICSR: VECTACTIVE Position /
<>	139:856d2700e60b	526	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /<< SCB_ICSR_VECTACTIVE_Pos/) /!< SCB ICSR: VECTACTIVE Mask /
<>	139:856d2700e60b	527
<>	139:856d2700e60b	528	/* SCB Vector Table Offset Register Definitions */
<>	139:856d2700e60b	529	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
<>	139:856d2700e60b	530	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
<>	139:856d2700e60b	531
<>	139:856d2700e60b	532	/* SCB Application Interrupt and Reset Control Register Definitions */
<>	139:856d2700e60b	533	#define SCB_AIRCR_VECTKEY_Pos 16 /!< SCB AIRCR: VECTKEY Position /
<>	139:856d2700e60b	534	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
<>	139:856d2700e60b	535
<>	139:856d2700e60b	536	#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /!< SCB AIRCR: VECTKEYSTAT Position /
<>	139:856d2700e60b	537	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
<>	139:856d2700e60b	538
<>	139:856d2700e60b	539	#define SCB_AIRCR_ENDIANESS_Pos 15 /!< SCB AIRCR: ENDIANESS Position /
<>	139:856d2700e60b	540	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
<>	139:856d2700e60b	541
<>	139:856d2700e60b	542	#define SCB_AIRCR_PRIGROUP_Pos 8 /!< SCB AIRCR: PRIGROUP Position /
<>	139:856d2700e60b	543	#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /!< SCB AIRCR: PRIGROUP Mask /
<>	139:856d2700e60b	544
<>	139:856d2700e60b	545	#define SCB_AIRCR_SYSRESETREQ_Pos 2 /!< SCB AIRCR: SYSRESETREQ Position /
<>	139:856d2700e60b	546	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
<>	139:856d2700e60b	547
<>	139:856d2700e60b	548	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /!< SCB AIRCR: VECTCLRACTIVE Position /
<>	139:856d2700e60b	549	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
<>	139:856d2700e60b	550
<>	139:856d2700e60b	551	#define SCB_AIRCR_VECTRESET_Pos 0 /!< SCB AIRCR: VECTRESET Position /
<>	139:856d2700e60b	552	#define SCB_AIRCR_VECTRESET_Msk (1UL /<< SCB_AIRCR_VECTRESET_Pos/) /!< SCB AIRCR: VECTRESET Mask /
<>	139:856d2700e60b	553
<>	139:856d2700e60b	554	/* SCB System Control Register Definitions */
<>	139:856d2700e60b	555	#define SCB_SCR_SEVONPEND_Pos 4 /!< SCB SCR: SEVONPEND Position /
<>	139:856d2700e60b	556	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
<>	139:856d2700e60b	557
<>	139:856d2700e60b	558	#define SCB_SCR_SLEEPDEEP_Pos 2 /!< SCB SCR: SLEEPDEEP Position /
<>	139:856d2700e60b	559	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
<>	139:856d2700e60b	560
<>	139:856d2700e60b	561	#define SCB_SCR_SLEEPONEXIT_Pos 1 /!< SCB SCR: SLEEPONEXIT Position /
<>	139:856d2700e60b	562	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
<>	139:856d2700e60b	563
<>	139:856d2700e60b	564	/* SCB Configuration Control Register Definitions */
<>	139:856d2700e60b	565	#define SCB_CCR_STKALIGN_Pos 9 /!< SCB CCR: STKALIGN Position /
<>	139:856d2700e60b	566	#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /!< SCB CCR: STKALIGN Mask /
<>	139:856d2700e60b	567
<>	139:856d2700e60b	568	#define SCB_CCR_BFHFNMIGN_Pos 8 /!< SCB CCR: BFHFNMIGN Position /
<>	139:856d2700e60b	569	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
<>	139:856d2700e60b	570
<>	139:856d2700e60b	571	#define SCB_CCR_DIV_0_TRP_Pos 4 /!< SCB CCR: DIV_0_TRP Position /
<>	139:856d2700e60b	572	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
<>	139:856d2700e60b	573
<>	139:856d2700e60b	574	#define SCB_CCR_UNALIGN_TRP_Pos 3 /!< SCB CCR: UNALIGN_TRP Position /
<>	139:856d2700e60b	575	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
<>	139:856d2700e60b	576
<>	139:856d2700e60b	577	#define SCB_CCR_USERSETMPEND_Pos 1 /!< SCB CCR: USERSETMPEND Position /
<>	139:856d2700e60b	578	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
<>	139:856d2700e60b	579
<>	139:856d2700e60b	580	#define SCB_CCR_NONBASETHRDENA_Pos 0 /!< SCB CCR: NONBASETHRDENA Position /
<>	139:856d2700e60b	581	#define SCB_CCR_NONBASETHRDENA_Msk (1UL /<< SCB_CCR_NONBASETHRDENA_Pos/) /!< SCB CCR: NONBASETHRDENA Mask /
<>	139:856d2700e60b	582
<>	139:856d2700e60b	583	/* SCB System Handler Control and State Register Definitions */
<>	139:856d2700e60b	584	#define SCB_SHCSR_USGFAULTENA_Pos 18 /!< SCB SHCSR: USGFAULTENA Position /
<>	139:856d2700e60b	585	#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /!< SCB SHCSR: USGFAULTENA Mask /
<>	139:856d2700e60b	586
<>	139:856d2700e60b	587	#define SCB_SHCSR_BUSFAULTENA_Pos 17 /!< SCB SHCSR: BUSFAULTENA Position /
<>	139:856d2700e60b	588	#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /!< SCB SHCSR: BUSFAULTENA Mask /
<>	139:856d2700e60b	589
<>	139:856d2700e60b	590	#define SCB_SHCSR_MEMFAULTENA_Pos 16 /!< SCB SHCSR: MEMFAULTENA Position /
<>	139:856d2700e60b	591	#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /!< SCB SHCSR: MEMFAULTENA Mask /
<>	139:856d2700e60b	592
<>	139:856d2700e60b	593	#define SCB_SHCSR_SVCALLPENDED_Pos 15 /!< SCB SHCSR: SVCALLPENDED Position /
<>	139:856d2700e60b	594	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
<>	139:856d2700e60b	595
<>	139:856d2700e60b	596	#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /!< SCB SHCSR: BUSFAULTPENDED Position /
<>	139:856d2700e60b	597	#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /!< SCB SHCSR: BUSFAULTPENDED Mask /
<>	139:856d2700e60b	598
<>	139:856d2700e60b	599	#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /!< SCB SHCSR: MEMFAULTPENDED Position /
<>	139:856d2700e60b	600	#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /!< SCB SHCSR: MEMFAULTPENDED Mask /
<>	139:856d2700e60b	601
<>	139:856d2700e60b	602	#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /!< SCB SHCSR: USGFAULTPENDED Position /
<>	139:856d2700e60b	603	#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /!< SCB SHCSR: USGFAULTPENDED Mask /
<>	139:856d2700e60b	604
<>	139:856d2700e60b	605	#define SCB_SHCSR_SYSTICKACT_Pos 11 /!< SCB SHCSR: SYSTICKACT Position /
<>	139:856d2700e60b	606	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
<>	139:856d2700e60b	607
<>	139:856d2700e60b	608	#define SCB_SHCSR_PENDSVACT_Pos 10 /!< SCB SHCSR: PENDSVACT Position /
<>	139:856d2700e60b	609	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
<>	139:856d2700e60b	610
<>	139:856d2700e60b	611	#define SCB_SHCSR_MONITORACT_Pos 8 /!< SCB SHCSR: MONITORACT Position /
<>	139:856d2700e60b	612	#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /!< SCB SHCSR: MONITORACT Mask /
<>	139:856d2700e60b	613
<>	139:856d2700e60b	614	#define SCB_SHCSR_SVCALLACT_Pos 7 /!< SCB SHCSR: SVCALLACT Position /
<>	139:856d2700e60b	615	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
<>	139:856d2700e60b	616
<>	139:856d2700e60b	617	#define SCB_SHCSR_USGFAULTACT_Pos 3 /!< SCB SHCSR: USGFAULTACT Position /
<>	139:856d2700e60b	618	#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /!< SCB SHCSR: USGFAULTACT Mask /
<>	139:856d2700e60b	619
<>	139:856d2700e60b	620	#define SCB_SHCSR_BUSFAULTACT_Pos 1 /!< SCB SHCSR: BUSFAULTACT Position /
<>	139:856d2700e60b	621	#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /!< SCB SHCSR: BUSFAULTACT Mask /
<>	139:856d2700e60b	622
<>	139:856d2700e60b	623	#define SCB_SHCSR_MEMFAULTACT_Pos 0 /!< SCB SHCSR: MEMFAULTACT Position /
<>	139:856d2700e60b	624	#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /<< SCB_SHCSR_MEMFAULTACT_Pos/) /!< SCB SHCSR: MEMFAULTACT Mask /
<>	139:856d2700e60b	625
<>	139:856d2700e60b	626	/* SCB Configurable Fault Status Registers Definitions */
<>	139:856d2700e60b	627	#define SCB_CFSR_USGFAULTSR_Pos 16 /!< SCB CFSR: Usage Fault Status Register Position /
<>	139:856d2700e60b	628	#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /!< SCB CFSR: Usage Fault Status Register Mask /
<>	139:856d2700e60b	629
<>	139:856d2700e60b	630	#define SCB_CFSR_BUSFAULTSR_Pos 8 /!< SCB CFSR: Bus Fault Status Register Position /
<>	139:856d2700e60b	631	#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /!< SCB CFSR: Bus Fault Status Register Mask /
<>	139:856d2700e60b	632
<>	139:856d2700e60b	633	#define SCB_CFSR_MEMFAULTSR_Pos 0 /!< SCB CFSR: Memory Manage Fault Status Register Position /
<>	139:856d2700e60b	634	#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /<< SCB_CFSR_MEMFAULTSR_Pos/) /!< SCB CFSR: Memory Manage Fault Status Register Mask /
<>	139:856d2700e60b	635
<>	139:856d2700e60b	636	/* SCB Hard Fault Status Registers Definitions */
<>	139:856d2700e60b	637	#define SCB_HFSR_DEBUGEVT_Pos 31 /!< SCB HFSR: DEBUGEVT Position /
<>	139:856d2700e60b	638	#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /!< SCB HFSR: DEBUGEVT Mask /
<>	139:856d2700e60b	639
<>	139:856d2700e60b	640	#define SCB_HFSR_FORCED_Pos 30 /!< SCB HFSR: FORCED Position /
<>	139:856d2700e60b	641	#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /!< SCB HFSR: FORCED Mask /
<>	139:856d2700e60b	642
<>	139:856d2700e60b	643	#define SCB_HFSR_VECTTBL_Pos 1 /!< SCB HFSR: VECTTBL Position /
<>	139:856d2700e60b	644	#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /!< SCB HFSR: VECTTBL Mask /
<>	139:856d2700e60b	645
<>	139:856d2700e60b	646	/* SCB Debug Fault Status Register Definitions */
<>	139:856d2700e60b	647	#define SCB_DFSR_EXTERNAL_Pos 4 /!< SCB DFSR: EXTERNAL Position /
<>	139:856d2700e60b	648	#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /!< SCB DFSR: EXTERNAL Mask /
<>	139:856d2700e60b	649
<>	139:856d2700e60b	650	#define SCB_DFSR_VCATCH_Pos 3 /!< SCB DFSR: VCATCH Position /
<>	139:856d2700e60b	651	#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /!< SCB DFSR: VCATCH Mask /
<>	139:856d2700e60b	652
<>	139:856d2700e60b	653	#define SCB_DFSR_DWTTRAP_Pos 2 /!< SCB DFSR: DWTTRAP Position /
<>	139:856d2700e60b	654	#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /!< SCB DFSR: DWTTRAP Mask /
<>	139:856d2700e60b	655
<>	139:856d2700e60b	656	#define SCB_DFSR_BKPT_Pos 1 /!< SCB DFSR: BKPT Position /
<>	139:856d2700e60b	657	#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /!< SCB DFSR: BKPT Mask /
<>	139:856d2700e60b	658
<>	139:856d2700e60b	659	#define SCB_DFSR_HALTED_Pos 0 /!< SCB DFSR: HALTED Position /
<>	139:856d2700e60b	660	#define SCB_DFSR_HALTED_Msk (1UL /<< SCB_DFSR_HALTED_Pos/) /!< SCB DFSR: HALTED Mask /
<>	139:856d2700e60b	661
<>	139:856d2700e60b	662	/@} end of group CMSIS_SCB /
<>	139:856d2700e60b	663
<>	139:856d2700e60b	664
<>	139:856d2700e60b	665	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	666	\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
<>	139:856d2700e60b	667	\brief Type definitions for the System Control and ID Register not in the SCB
<>	139:856d2700e60b	668	@{
<>	139:856d2700e60b	669	*/
<>	139:856d2700e60b	670
<>	139:856d2700e60b	671	/** \brief Structure type to access the System Control and ID Register not in the SCB.
<>	139:856d2700e60b	672	*/
<>	139:856d2700e60b	673	typedef struct
<>	139:856d2700e60b	674	{
<>	139:856d2700e60b	675	uint32_t RESERVED0[1];
<>	139:856d2700e60b	676	__I uint32_t ICTR; /!< Offset: 0x004 (R/ ) Interrupt Controller Type Register /
<>	139:856d2700e60b	677	__IO uint32_t ACTLR; /!< Offset: 0x008 (R/W) Auxiliary Control Register /
<>	139:856d2700e60b	678	} SCnSCB_Type;
<>	139:856d2700e60b	679
<>	139:856d2700e60b	680	/* Interrupt Controller Type Register Definitions */
<>	139:856d2700e60b	681	#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /!< ICTR: INTLINESNUM Position /
<>	139:856d2700e60b	682	#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /<< SCnSCB_ICTR_INTLINESNUM_Pos/) /!< ICTR: INTLINESNUM Mask /
<>	139:856d2700e60b	683
<>	139:856d2700e60b	684	/* Auxiliary Control Register Definitions */
<>	139:856d2700e60b	685	#define SCnSCB_ACTLR_DISOOFP_Pos 9 /!< ACTLR: DISOOFP Position /
<>	139:856d2700e60b	686	#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /!< ACTLR: DISOOFP Mask /
<>	139:856d2700e60b	687
<>	139:856d2700e60b	688	#define SCnSCB_ACTLR_DISFPCA_Pos 8 /!< ACTLR: DISFPCA Position /
<>	139:856d2700e60b	689	#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /!< ACTLR: DISFPCA Mask /
<>	139:856d2700e60b	690
<>	139:856d2700e60b	691	#define SCnSCB_ACTLR_DISFOLD_Pos 2 /!< ACTLR: DISFOLD Position /
<>	139:856d2700e60b	692	#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /!< ACTLR: DISFOLD Mask /
<>	139:856d2700e60b	693
<>	139:856d2700e60b	694	#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /!< ACTLR: DISDEFWBUF Position /
<>	139:856d2700e60b	695	#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /!< ACTLR: DISDEFWBUF Mask /
<>	139:856d2700e60b	696
<>	139:856d2700e60b	697	#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /!< ACTLR: DISMCYCINT Position /
<>	139:856d2700e60b	698	#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /<< SCnSCB_ACTLR_DISMCYCINT_Pos/) /!< ACTLR: DISMCYCINT Mask /
<>	139:856d2700e60b	699
<>	139:856d2700e60b	700	/@} end of group CMSIS_SCnotSCB /
<>	139:856d2700e60b	701
<>	139:856d2700e60b	702
<>	139:856d2700e60b	703	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	704	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
<>	139:856d2700e60b	705	\brief Type definitions for the System Timer Registers.
<>	139:856d2700e60b	706	@{
<>	139:856d2700e60b	707	*/
<>	139:856d2700e60b	708
<>	139:856d2700e60b	709	/** \brief Structure type to access the System Timer (SysTick).
<>	139:856d2700e60b	710	*/
<>	139:856d2700e60b	711	typedef struct
<>	139:856d2700e60b	712	{
<>	139:856d2700e60b	713	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
<>	139:856d2700e60b	714	__IO uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
<>	139:856d2700e60b	715	__IO uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
<>	139:856d2700e60b	716	__I uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
<>	139:856d2700e60b	717	} SysTick_Type;
<>	139:856d2700e60b	718
<>	139:856d2700e60b	719	/* SysTick Control / Status Register Definitions */
<>	139:856d2700e60b	720	#define SysTick_CTRL_COUNTFLAG_Pos 16 /!< SysTick CTRL: COUNTFLAG Position /
<>	139:856d2700e60b	721	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
<>	139:856d2700e60b	722
<>	139:856d2700e60b	723	#define SysTick_CTRL_CLKSOURCE_Pos 2 /!< SysTick CTRL: CLKSOURCE Position /
<>	139:856d2700e60b	724	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
<>	139:856d2700e60b	725
<>	139:856d2700e60b	726	#define SysTick_CTRL_TICKINT_Pos 1 /!< SysTick CTRL: TICKINT Position /
<>	139:856d2700e60b	727	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
<>	139:856d2700e60b	728
<>	139:856d2700e60b	729	#define SysTick_CTRL_ENABLE_Pos 0 /!< SysTick CTRL: ENABLE Position /
<>	139:856d2700e60b	730	#define SysTick_CTRL_ENABLE_Msk (1UL /<< SysTick_CTRL_ENABLE_Pos/) /!< SysTick CTRL: ENABLE Mask /
<>	139:856d2700e60b	731
<>	139:856d2700e60b	732	/* SysTick Reload Register Definitions */
<>	139:856d2700e60b	733	#define SysTick_LOAD_RELOAD_Pos 0 /!< SysTick LOAD: RELOAD Position /
<>	139:856d2700e60b	734	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /<< SysTick_LOAD_RELOAD_Pos/) /!< SysTick LOAD: RELOAD Mask /
<>	139:856d2700e60b	735
<>	139:856d2700e60b	736	/* SysTick Current Register Definitions */
<>	139:856d2700e60b	737	#define SysTick_VAL_CURRENT_Pos 0 /!< SysTick VAL: CURRENT Position /
<>	139:856d2700e60b	738	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /<< SysTick_VAL_CURRENT_Pos/) /!< SysTick VAL: CURRENT Mask /
<>	139:856d2700e60b	739
<>	139:856d2700e60b	740	/* SysTick Calibration Register Definitions */
<>	139:856d2700e60b	741	#define SysTick_CALIB_NOREF_Pos 31 /!< SysTick CALIB: NOREF Position /
<>	139:856d2700e60b	742	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
<>	139:856d2700e60b	743
<>	139:856d2700e60b	744	#define SysTick_CALIB_SKEW_Pos 30 /!< SysTick CALIB: SKEW Position /
<>	139:856d2700e60b	745	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
<>	139:856d2700e60b	746
<>	139:856d2700e60b	747	#define SysTick_CALIB_TENMS_Pos 0 /!< SysTick CALIB: TENMS Position /
<>	139:856d2700e60b	748	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /<< SysTick_CALIB_TENMS_Pos/) /!< SysTick CALIB: TENMS Mask /
<>	139:856d2700e60b	749
<>	139:856d2700e60b	750	/@} end of group CMSIS_SysTick /
<>	139:856d2700e60b	751
<>	139:856d2700e60b	752
<>	139:856d2700e60b	753	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	754	\defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
<>	139:856d2700e60b	755	\brief Type definitions for the Instrumentation Trace Macrocell (ITM)
<>	139:856d2700e60b	756	@{
<>	139:856d2700e60b	757	*/
<>	139:856d2700e60b	758
<>	139:856d2700e60b	759	/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
<>	139:856d2700e60b	760	*/
<>	139:856d2700e60b	761	typedef struct
<>	139:856d2700e60b	762	{
<>	139:856d2700e60b	763	__O union
<>	139:856d2700e60b	764	{
<>	139:856d2700e60b	765	__O uint8_t u8; /!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit /
<>	139:856d2700e60b	766	__O uint16_t u16; /!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit /
<>	139:856d2700e60b	767	__O uint32_t u32; /!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit /
<>	139:856d2700e60b	768	} PORT [32]; /!< Offset: 0x000 ( /W) ITM Stimulus Port Registers /
<>	139:856d2700e60b	769	uint32_t RESERVED0[864];
<>	139:856d2700e60b	770	__IO uint32_t TER; /!< Offset: 0xE00 (R/W) ITM Trace Enable Register /
<>	139:856d2700e60b	771	uint32_t RESERVED1[15];
<>	139:856d2700e60b	772	__IO uint32_t TPR; /!< Offset: 0xE40 (R/W) ITM Trace Privilege Register /
<>	139:856d2700e60b	773	uint32_t RESERVED2[15];
<>	139:856d2700e60b	774	__IO uint32_t TCR; /!< Offset: 0xE80 (R/W) ITM Trace Control Register /
<>	139:856d2700e60b	775	uint32_t RESERVED3[29];
<>	139:856d2700e60b	776	__O uint32_t IWR; /!< Offset: 0xEF8 ( /W) ITM Integration Write Register /
<>	139:856d2700e60b	777	__I uint32_t IRR; /!< Offset: 0xEFC (R/ ) ITM Integration Read Register /
<>	139:856d2700e60b	778	__IO uint32_t IMCR; /!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register /
<>	139:856d2700e60b	779	uint32_t RESERVED4[43];
<>	139:856d2700e60b	780	__O uint32_t LAR; /!< Offset: 0xFB0 ( /W) ITM Lock Access Register /
<>	139:856d2700e60b	781	__I uint32_t LSR; /!< Offset: 0xFB4 (R/ ) ITM Lock Status Register /
<>	139:856d2700e60b	782	uint32_t RESERVED5[6];
<>	139:856d2700e60b	783	__I uint32_t PID4; /!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 /
<>	139:856d2700e60b	784	__I uint32_t PID5; /!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 /
<>	139:856d2700e60b	785	__I uint32_t PID6; /!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 /
<>	139:856d2700e60b	786	__I uint32_t PID7; /!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 /
<>	139:856d2700e60b	787	__I uint32_t PID0; /!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 /
<>	139:856d2700e60b	788	__I uint32_t PID1; /!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 /
<>	139:856d2700e60b	789	__I uint32_t PID2; /!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 /
<>	139:856d2700e60b	790	__I uint32_t PID3; /!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 /
<>	139:856d2700e60b	791	__I uint32_t CID0; /!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 /
<>	139:856d2700e60b	792	__I uint32_t CID1; /!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 /
<>	139:856d2700e60b	793	__I uint32_t CID2; /!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 /
<>	139:856d2700e60b	794	__I uint32_t CID3; /!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 /
<>	139:856d2700e60b	795	} ITM_Type;
<>	139:856d2700e60b	796
<>	139:856d2700e60b	797	/* ITM Trace Privilege Register Definitions */
<>	139:856d2700e60b	798	#define ITM_TPR_PRIVMASK_Pos 0 /!< ITM TPR: PRIVMASK Position /
<>	139:856d2700e60b	799	#define ITM_TPR_PRIVMASK_Msk (0xFUL /<< ITM_TPR_PRIVMASK_Pos/) /!< ITM TPR: PRIVMASK Mask /
<>	139:856d2700e60b	800
<>	139:856d2700e60b	801	/* ITM Trace Control Register Definitions */
<>	139:856d2700e60b	802	#define ITM_TCR_BUSY_Pos 23 /!< ITM TCR: BUSY Position /
<>	139:856d2700e60b	803	#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /!< ITM TCR: BUSY Mask /
<>	139:856d2700e60b	804
<>	139:856d2700e60b	805	#define ITM_TCR_TraceBusID_Pos 16 /!< ITM TCR: ATBID Position /
<>	139:856d2700e60b	806	#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /!< ITM TCR: ATBID Mask /
<>	139:856d2700e60b	807
<>	139:856d2700e60b	808	#define ITM_TCR_GTSFREQ_Pos 10 /!< ITM TCR: Global timestamp frequency Position /
<>	139:856d2700e60b	809	#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /!< ITM TCR: Global timestamp frequency Mask /
<>	139:856d2700e60b	810
<>	139:856d2700e60b	811	#define ITM_TCR_TSPrescale_Pos 8 /!< ITM TCR: TSPrescale Position /
<>	139:856d2700e60b	812	#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /!< ITM TCR: TSPrescale Mask /
<>	139:856d2700e60b	813
<>	139:856d2700e60b	814	#define ITM_TCR_SWOENA_Pos 4 /!< ITM TCR: SWOENA Position /
<>	139:856d2700e60b	815	#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /!< ITM TCR: SWOENA Mask /
<>	139:856d2700e60b	816
<>	139:856d2700e60b	817	#define ITM_TCR_DWTENA_Pos 3 /!< ITM TCR: DWTENA Position /
<>	139:856d2700e60b	818	#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /!< ITM TCR: DWTENA Mask /
<>	139:856d2700e60b	819
<>	139:856d2700e60b	820	#define ITM_TCR_SYNCENA_Pos 2 /!< ITM TCR: SYNCENA Position /
<>	139:856d2700e60b	821	#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /!< ITM TCR: SYNCENA Mask /
<>	139:856d2700e60b	822
<>	139:856d2700e60b	823	#define ITM_TCR_TSENA_Pos 1 /!< ITM TCR: TSENA Position /
<>	139:856d2700e60b	824	#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /!< ITM TCR: TSENA Mask /
<>	139:856d2700e60b	825
<>	139:856d2700e60b	826	#define ITM_TCR_ITMENA_Pos 0 /!< ITM TCR: ITM Enable bit Position /
<>	139:856d2700e60b	827	#define ITM_TCR_ITMENA_Msk (1UL /<< ITM_TCR_ITMENA_Pos/) /!< ITM TCR: ITM Enable bit Mask /
<>	139:856d2700e60b	828
<>	139:856d2700e60b	829	/* ITM Integration Write Register Definitions */
<>	139:856d2700e60b	830	#define ITM_IWR_ATVALIDM_Pos 0 /!< ITM IWR: ATVALIDM Position /
<>	139:856d2700e60b	831	#define ITM_IWR_ATVALIDM_Msk (1UL /<< ITM_IWR_ATVALIDM_Pos/) /!< ITM IWR: ATVALIDM Mask /
<>	139:856d2700e60b	832
<>	139:856d2700e60b	833	/* ITM Integration Read Register Definitions */
<>	139:856d2700e60b	834	#define ITM_IRR_ATREADYM_Pos 0 /!< ITM IRR: ATREADYM Position /
<>	139:856d2700e60b	835	#define ITM_IRR_ATREADYM_Msk (1UL /<< ITM_IRR_ATREADYM_Pos/) /!< ITM IRR: ATREADYM Mask /
<>	139:856d2700e60b	836
<>	139:856d2700e60b	837	/* ITM Integration Mode Control Register Definitions */
<>	139:856d2700e60b	838	#define ITM_IMCR_INTEGRATION_Pos 0 /!< ITM IMCR: INTEGRATION Position /
<>	139:856d2700e60b	839	#define ITM_IMCR_INTEGRATION_Msk (1UL /<< ITM_IMCR_INTEGRATION_Pos/) /!< ITM IMCR: INTEGRATION Mask /
<>	139:856d2700e60b	840
<>	139:856d2700e60b	841	/* ITM Lock Status Register Definitions */
<>	139:856d2700e60b	842	#define ITM_LSR_ByteAcc_Pos 2 /!< ITM LSR: ByteAcc Position /
<>	139:856d2700e60b	843	#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /!< ITM LSR: ByteAcc Mask /
<>	139:856d2700e60b	844
<>	139:856d2700e60b	845	#define ITM_LSR_Access_Pos 1 /!< ITM LSR: Access Position /
<>	139:856d2700e60b	846	#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /!< ITM LSR: Access Mask /
<>	139:856d2700e60b	847
<>	139:856d2700e60b	848	#define ITM_LSR_Present_Pos 0 /!< ITM LSR: Present Position /
<>	139:856d2700e60b	849	#define ITM_LSR_Present_Msk (1UL /<< ITM_LSR_Present_Pos/) /!< ITM LSR: Present Mask /
<>	139:856d2700e60b	850
<>	139:856d2700e60b	851	/@}/ /* end of group CMSIS_ITM */
<>	139:856d2700e60b	852
<>	139:856d2700e60b	853
<>	139:856d2700e60b	854	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	855	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
<>	139:856d2700e60b	856	\brief Type definitions for the Data Watchpoint and Trace (DWT)
<>	139:856d2700e60b	857	@{
<>	139:856d2700e60b	858	*/
<>	139:856d2700e60b	859
<>	139:856d2700e60b	860	/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
<>	139:856d2700e60b	861	*/
<>	139:856d2700e60b	862	typedef struct
<>	139:856d2700e60b	863	{
<>	139:856d2700e60b	864	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
<>	139:856d2700e60b	865	__IO uint32_t CYCCNT; /!< Offset: 0x004 (R/W) Cycle Count Register /
<>	139:856d2700e60b	866	__IO uint32_t CPICNT; /!< Offset: 0x008 (R/W) CPI Count Register /
<>	139:856d2700e60b	867	__IO uint32_t EXCCNT; /!< Offset: 0x00C (R/W) Exception Overhead Count Register /
<>	139:856d2700e60b	868	__IO uint32_t SLEEPCNT; /!< Offset: 0x010 (R/W) Sleep Count Register /
<>	139:856d2700e60b	869	__IO uint32_t LSUCNT; /!< Offset: 0x014 (R/W) LSU Count Register /
<>	139:856d2700e60b	870	__IO uint32_t FOLDCNT; /!< Offset: 0x018 (R/W) Folded-instruction Count Register /
<>	139:856d2700e60b	871	__I uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
<>	139:856d2700e60b	872	__IO uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
<>	139:856d2700e60b	873	__IO uint32_t MASK0; /!< Offset: 0x024 (R/W) Mask Register 0 /
<>	139:856d2700e60b	874	__IO uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
<>	139:856d2700e60b	875	uint32_t RESERVED0[1];
<>	139:856d2700e60b	876	__IO uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
<>	139:856d2700e60b	877	__IO uint32_t MASK1; /!< Offset: 0x034 (R/W) Mask Register 1 /
<>	139:856d2700e60b	878	__IO uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
<>	139:856d2700e60b	879	uint32_t RESERVED1[1];
<>	139:856d2700e60b	880	__IO uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
<>	139:856d2700e60b	881	__IO uint32_t MASK2; /!< Offset: 0x044 (R/W) Mask Register 2 /
<>	139:856d2700e60b	882	__IO uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
<>	139:856d2700e60b	883	uint32_t RESERVED2[1];
<>	139:856d2700e60b	884	__IO uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
<>	139:856d2700e60b	885	__IO uint32_t MASK3; /!< Offset: 0x054 (R/W) Mask Register 3 /
<>	139:856d2700e60b	886	__IO uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
<>	139:856d2700e60b	887	} DWT_Type;
<>	139:856d2700e60b	888
<>	139:856d2700e60b	889	/* DWT Control Register Definitions */
<>	139:856d2700e60b	890	#define DWT_CTRL_NUMCOMP_Pos 28 /!< DWT CTRL: NUMCOMP Position /
<>	139:856d2700e60b	891	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
<>	139:856d2700e60b	892
<>	139:856d2700e60b	893	#define DWT_CTRL_NOTRCPKT_Pos 27 /!< DWT CTRL: NOTRCPKT Position /
<>	139:856d2700e60b	894	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
<>	139:856d2700e60b	895
<>	139:856d2700e60b	896	#define DWT_CTRL_NOEXTTRIG_Pos 26 /!< DWT CTRL: NOEXTTRIG Position /
<>	139:856d2700e60b	897	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
<>	139:856d2700e60b	898
<>	139:856d2700e60b	899	#define DWT_CTRL_NOCYCCNT_Pos 25 /!< DWT CTRL: NOCYCCNT Position /
<>	139:856d2700e60b	900	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
<>	139:856d2700e60b	901
<>	139:856d2700e60b	902	#define DWT_CTRL_NOPRFCNT_Pos 24 /!< DWT CTRL: NOPRFCNT Position /
<>	139:856d2700e60b	903	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
<>	139:856d2700e60b	904
<>	139:856d2700e60b	905	#define DWT_CTRL_CYCEVTENA_Pos 22 /!< DWT CTRL: CYCEVTENA Position /
<>	139:856d2700e60b	906	#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /!< DWT CTRL: CYCEVTENA Mask /
<>	139:856d2700e60b	907
<>	139:856d2700e60b	908	#define DWT_CTRL_FOLDEVTENA_Pos 21 /!< DWT CTRL: FOLDEVTENA Position /
<>	139:856d2700e60b	909	#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /!< DWT CTRL: FOLDEVTENA Mask /
<>	139:856d2700e60b	910
<>	139:856d2700e60b	911	#define DWT_CTRL_LSUEVTENA_Pos 20 /!< DWT CTRL: LSUEVTENA Position /
<>	139:856d2700e60b	912	#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /!< DWT CTRL: LSUEVTENA Mask /
<>	139:856d2700e60b	913
<>	139:856d2700e60b	914	#define DWT_CTRL_SLEEPEVTENA_Pos 19 /!< DWT CTRL: SLEEPEVTENA Position /
<>	139:856d2700e60b	915	#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /!< DWT CTRL: SLEEPEVTENA Mask /
<>	139:856d2700e60b	916
<>	139:856d2700e60b	917	#define DWT_CTRL_EXCEVTENA_Pos 18 /!< DWT CTRL: EXCEVTENA Position /
<>	139:856d2700e60b	918	#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /!< DWT CTRL: EXCEVTENA Mask /
<>	139:856d2700e60b	919
<>	139:856d2700e60b	920	#define DWT_CTRL_CPIEVTENA_Pos 17 /!< DWT CTRL: CPIEVTENA Position /
<>	139:856d2700e60b	921	#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /!< DWT CTRL: CPIEVTENA Mask /
<>	139:856d2700e60b	922
<>	139:856d2700e60b	923	#define DWT_CTRL_EXCTRCENA_Pos 16 /!< DWT CTRL: EXCTRCENA Position /
<>	139:856d2700e60b	924	#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /!< DWT CTRL: EXCTRCENA Mask /
<>	139:856d2700e60b	925
<>	139:856d2700e60b	926	#define DWT_CTRL_PCSAMPLENA_Pos 12 /!< DWT CTRL: PCSAMPLENA Position /
<>	139:856d2700e60b	927	#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /!< DWT CTRL: PCSAMPLENA Mask /
<>	139:856d2700e60b	928
<>	139:856d2700e60b	929	#define DWT_CTRL_SYNCTAP_Pos 10 /!< DWT CTRL: SYNCTAP Position /
<>	139:856d2700e60b	930	#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /!< DWT CTRL: SYNCTAP Mask /
<>	139:856d2700e60b	931
<>	139:856d2700e60b	932	#define DWT_CTRL_CYCTAP_Pos 9 /!< DWT CTRL: CYCTAP Position /
<>	139:856d2700e60b	933	#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /!< DWT CTRL: CYCTAP Mask /
<>	139:856d2700e60b	934
<>	139:856d2700e60b	935	#define DWT_CTRL_POSTINIT_Pos 5 /!< DWT CTRL: POSTINIT Position /
<>	139:856d2700e60b	936	#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /!< DWT CTRL: POSTINIT Mask /
<>	139:856d2700e60b	937
<>	139:856d2700e60b	938	#define DWT_CTRL_POSTPRESET_Pos 1 /!< DWT CTRL: POSTPRESET Position /
<>	139:856d2700e60b	939	#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /!< DWT CTRL: POSTPRESET Mask /
<>	139:856d2700e60b	940
<>	139:856d2700e60b	941	#define DWT_CTRL_CYCCNTENA_Pos 0 /!< DWT CTRL: CYCCNTENA Position /
<>	139:856d2700e60b	942	#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /<< DWT_CTRL_CYCCNTENA_Pos/) /!< DWT CTRL: CYCCNTENA Mask /
<>	139:856d2700e60b	943
<>	139:856d2700e60b	944	/* DWT CPI Count Register Definitions */
<>	139:856d2700e60b	945	#define DWT_CPICNT_CPICNT_Pos 0 /!< DWT CPICNT: CPICNT Position /
<>	139:856d2700e60b	946	#define DWT_CPICNT_CPICNT_Msk (0xFFUL /<< DWT_CPICNT_CPICNT_Pos/) /!< DWT CPICNT: CPICNT Mask /
<>	139:856d2700e60b	947
<>	139:856d2700e60b	948	/* DWT Exception Overhead Count Register Definitions */
<>	139:856d2700e60b	949	#define DWT_EXCCNT_EXCCNT_Pos 0 /!< DWT EXCCNT: EXCCNT Position /
<>	139:856d2700e60b	950	#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /<< DWT_EXCCNT_EXCCNT_Pos/) /!< DWT EXCCNT: EXCCNT Mask /
<>	139:856d2700e60b	951
<>	139:856d2700e60b	952	/* DWT Sleep Count Register Definitions */
<>	139:856d2700e60b	953	#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /!< DWT SLEEPCNT: SLEEPCNT Position /
<>	139:856d2700e60b	954	#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /<< DWT_SLEEPCNT_SLEEPCNT_Pos/) /!< DWT SLEEPCNT: SLEEPCNT Mask /
<>	139:856d2700e60b	955
<>	139:856d2700e60b	956	/* DWT LSU Count Register Definitions */
<>	139:856d2700e60b	957	#define DWT_LSUCNT_LSUCNT_Pos 0 /!< DWT LSUCNT: LSUCNT Position /
<>	139:856d2700e60b	958	#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /<< DWT_LSUCNT_LSUCNT_Pos/) /!< DWT LSUCNT: LSUCNT Mask /
<>	139:856d2700e60b	959
<>	139:856d2700e60b	960	/* DWT Folded-instruction Count Register Definitions */
<>	139:856d2700e60b	961	#define DWT_FOLDCNT_FOLDCNT_Pos 0 /!< DWT FOLDCNT: FOLDCNT Position /
<>	139:856d2700e60b	962	#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /<< DWT_FOLDCNT_FOLDCNT_Pos/) /!< DWT FOLDCNT: FOLDCNT Mask /
<>	139:856d2700e60b	963
<>	139:856d2700e60b	964	/* DWT Comparator Mask Register Definitions */
<>	139:856d2700e60b	965	#define DWT_MASK_MASK_Pos 0 /!< DWT MASK: MASK Position /
<>	139:856d2700e60b	966	#define DWT_MASK_MASK_Msk (0x1FUL /<< DWT_MASK_MASK_Pos/) /!< DWT MASK: MASK Mask /
<>	139:856d2700e60b	967
<>	139:856d2700e60b	968	/* DWT Comparator Function Register Definitions */
<>	139:856d2700e60b	969	#define DWT_FUNCTION_MATCHED_Pos 24 /!< DWT FUNCTION: MATCHED Position /
<>	139:856d2700e60b	970	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
<>	139:856d2700e60b	971
<>	139:856d2700e60b	972	#define DWT_FUNCTION_DATAVADDR1_Pos 16 /!< DWT FUNCTION: DATAVADDR1 Position /
<>	139:856d2700e60b	973	#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /!< DWT FUNCTION: DATAVADDR1 Mask /
<>	139:856d2700e60b	974
<>	139:856d2700e60b	975	#define DWT_FUNCTION_DATAVADDR0_Pos 12 /!< DWT FUNCTION: DATAVADDR0 Position /
<>	139:856d2700e60b	976	#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /!< DWT FUNCTION: DATAVADDR0 Mask /
<>	139:856d2700e60b	977
<>	139:856d2700e60b	978	#define DWT_FUNCTION_DATAVSIZE_Pos 10 /!< DWT FUNCTION: DATAVSIZE Position /
<>	139:856d2700e60b	979	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
<>	139:856d2700e60b	980
<>	139:856d2700e60b	981	#define DWT_FUNCTION_LNK1ENA_Pos 9 /!< DWT FUNCTION: LNK1ENA Position /
<>	139:856d2700e60b	982	#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /!< DWT FUNCTION: LNK1ENA Mask /
<>	139:856d2700e60b	983
<>	139:856d2700e60b	984	#define DWT_FUNCTION_DATAVMATCH_Pos 8 /!< DWT FUNCTION: DATAVMATCH Position /
<>	139:856d2700e60b	985	#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /!< DWT FUNCTION: DATAVMATCH Mask /
<>	139:856d2700e60b	986
<>	139:856d2700e60b	987	#define DWT_FUNCTION_CYCMATCH_Pos 7 /!< DWT FUNCTION: CYCMATCH Position /
<>	139:856d2700e60b	988	#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /!< DWT FUNCTION: CYCMATCH Mask /
<>	139:856d2700e60b	989
<>	139:856d2700e60b	990	#define DWT_FUNCTION_EMITRANGE_Pos 5 /!< DWT FUNCTION: EMITRANGE Position /
<>	139:856d2700e60b	991	#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /!< DWT FUNCTION: EMITRANGE Mask /
<>	139:856d2700e60b	992
<>	139:856d2700e60b	993	#define DWT_FUNCTION_FUNCTION_Pos 0 /!< DWT FUNCTION: FUNCTION Position /
<>	139:856d2700e60b	994	#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /<< DWT_FUNCTION_FUNCTION_Pos/) /!< DWT FUNCTION: FUNCTION Mask /
<>	139:856d2700e60b	995
<>	139:856d2700e60b	996	/@}/ /* end of group CMSIS_DWT */
<>	139:856d2700e60b	997
<>	139:856d2700e60b	998
<>	139:856d2700e60b	999	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	1000	\defgroup CMSIS_TPI Trace Port Interface (TPI)
<>	139:856d2700e60b	1001	\brief Type definitions for the Trace Port Interface (TPI)
<>	139:856d2700e60b	1002	@{
<>	139:856d2700e60b	1003	*/
<>	139:856d2700e60b	1004
<>	139:856d2700e60b	1005	/** \brief Structure type to access the Trace Port Interface Register (TPI).
<>	139:856d2700e60b	1006	*/
<>	139:856d2700e60b	1007	typedef struct
<>	139:856d2700e60b	1008	{
<>	139:856d2700e60b	1009	__IO uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
<>	139:856d2700e60b	1010	__IO uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
<>	139:856d2700e60b	1011	uint32_t RESERVED0[2];
<>	139:856d2700e60b	1012	__IO uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
<>	139:856d2700e60b	1013	uint32_t RESERVED1[55];
<>	139:856d2700e60b	1014	__IO uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
<>	139:856d2700e60b	1015	uint32_t RESERVED2[131];
<>	139:856d2700e60b	1016	__I uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
<>	139:856d2700e60b	1017	__IO uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
<>	139:856d2700e60b	1018	__I uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
<>	139:856d2700e60b	1019	uint32_t RESERVED3[759];
<>	139:856d2700e60b	1020	__I uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
<>	139:856d2700e60b	1021	__I uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
<>	139:856d2700e60b	1022	__I uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
<>	139:856d2700e60b	1023	uint32_t RESERVED4[1];
<>	139:856d2700e60b	1024	__I uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
<>	139:856d2700e60b	1025	__I uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
<>	139:856d2700e60b	1026	__IO uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
<>	139:856d2700e60b	1027	uint32_t RESERVED5[39];
<>	139:856d2700e60b	1028	__IO uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
<>	139:856d2700e60b	1029	__IO uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
<>	139:856d2700e60b	1030	uint32_t RESERVED7[8];
<>	139:856d2700e60b	1031	__I uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
<>	139:856d2700e60b	1032	__I uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
<>	139:856d2700e60b	1033	} TPI_Type;
<>	139:856d2700e60b	1034
<>	139:856d2700e60b	1035	/* TPI Asynchronous Clock Prescaler Register Definitions */
<>	139:856d2700e60b	1036	#define TPI_ACPR_PRESCALER_Pos 0 /!< TPI ACPR: PRESCALER Position /
<>	139:856d2700e60b	1037	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /<< TPI_ACPR_PRESCALER_Pos/) /!< TPI ACPR: PRESCALER Mask /
<>	139:856d2700e60b	1038
<>	139:856d2700e60b	1039	/* TPI Selected Pin Protocol Register Definitions */
<>	139:856d2700e60b	1040	#define TPI_SPPR_TXMODE_Pos 0 /!< TPI SPPR: TXMODE Position /
<>	139:856d2700e60b	1041	#define TPI_SPPR_TXMODE_Msk (0x3UL /<< TPI_SPPR_TXMODE_Pos/) /!< TPI SPPR: TXMODE Mask /
<>	139:856d2700e60b	1042
<>	139:856d2700e60b	1043	/* TPI Formatter and Flush Status Register Definitions */
<>	139:856d2700e60b	1044	#define TPI_FFSR_FtNonStop_Pos 3 /!< TPI FFSR: FtNonStop Position /
<>	139:856d2700e60b	1045	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
<>	139:856d2700e60b	1046
<>	139:856d2700e60b	1047	#define TPI_FFSR_TCPresent_Pos 2 /!< TPI FFSR: TCPresent Position /
<>	139:856d2700e60b	1048	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
<>	139:856d2700e60b	1049
<>	139:856d2700e60b	1050	#define TPI_FFSR_FtStopped_Pos 1 /!< TPI FFSR: FtStopped Position /
<>	139:856d2700e60b	1051	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
<>	139:856d2700e60b	1052
<>	139:856d2700e60b	1053	#define TPI_FFSR_FlInProg_Pos 0 /!< TPI FFSR: FlInProg Position /
<>	139:856d2700e60b	1054	#define TPI_FFSR_FlInProg_Msk (0x1UL /<< TPI_FFSR_FlInProg_Pos/) /!< TPI FFSR: FlInProg Mask /
<>	139:856d2700e60b	1055
<>	139:856d2700e60b	1056	/* TPI Formatter and Flush Control Register Definitions */
<>	139:856d2700e60b	1057	#define TPI_FFCR_TrigIn_Pos 8 /!< TPI FFCR: TrigIn Position /
<>	139:856d2700e60b	1058	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
<>	139:856d2700e60b	1059
<>	139:856d2700e60b	1060	#define TPI_FFCR_EnFCont_Pos 1 /!< TPI FFCR: EnFCont Position /
<>	139:856d2700e60b	1061	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
<>	139:856d2700e60b	1062
<>	139:856d2700e60b	1063	/* TPI TRIGGER Register Definitions */
<>	139:856d2700e60b	1064	#define TPI_TRIGGER_TRIGGER_Pos 0 /!< TPI TRIGGER: TRIGGER Position /
<>	139:856d2700e60b	1065	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /<< TPI_TRIGGER_TRIGGER_Pos/) /!< TPI TRIGGER: TRIGGER Mask /
<>	139:856d2700e60b	1066
<>	139:856d2700e60b	1067	/* TPI Integration ETM Data Register Definitions (FIFO0) */
<>	139:856d2700e60b	1068	#define TPI_FIFO0_ITM_ATVALID_Pos 29 /!< TPI FIFO0: ITM_ATVALID Position /
<>	139:856d2700e60b	1069	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
<>	139:856d2700e60b	1070
<>	139:856d2700e60b	1071	#define TPI_FIFO0_ITM_bytecount_Pos 27 /!< TPI FIFO0: ITM_bytecount Position /
<>	139:856d2700e60b	1072	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
<>	139:856d2700e60b	1073
<>	139:856d2700e60b	1074	#define TPI_FIFO0_ETM_ATVALID_Pos 26 /!< TPI FIFO0: ETM_ATVALID Position /
<>	139:856d2700e60b	1075	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
<>	139:856d2700e60b	1076
<>	139:856d2700e60b	1077	#define TPI_FIFO0_ETM_bytecount_Pos 24 /!< TPI FIFO0: ETM_bytecount Position /
<>	139:856d2700e60b	1078	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
<>	139:856d2700e60b	1079
<>	139:856d2700e60b	1080	#define TPI_FIFO0_ETM2_Pos 16 /!< TPI FIFO0: ETM2 Position /
<>	139:856d2700e60b	1081	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
<>	139:856d2700e60b	1082
<>	139:856d2700e60b	1083	#define TPI_FIFO0_ETM1_Pos 8 /!< TPI FIFO0: ETM1 Position /
<>	139:856d2700e60b	1084	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
<>	139:856d2700e60b	1085
<>	139:856d2700e60b	1086	#define TPI_FIFO0_ETM0_Pos 0 /!< TPI FIFO0: ETM0 Position /
<>	139:856d2700e60b	1087	#define TPI_FIFO0_ETM0_Msk (0xFFUL /<< TPI_FIFO0_ETM0_Pos/) /!< TPI FIFO0: ETM0 Mask /
<>	139:856d2700e60b	1088
<>	139:856d2700e60b	1089	/* TPI ITATBCTR2 Register Definitions */
<>	139:856d2700e60b	1090	#define TPI_ITATBCTR2_ATREADY_Pos 0 /!< TPI ITATBCTR2: ATREADY Position /
<>	139:856d2700e60b	1091	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /<< TPI_ITATBCTR2_ATREADY_Pos/) /!< TPI ITATBCTR2: ATREADY Mask /
<>	139:856d2700e60b	1092
<>	139:856d2700e60b	1093	/* TPI Integration ITM Data Register Definitions (FIFO1) */
<>	139:856d2700e60b	1094	#define TPI_FIFO1_ITM_ATVALID_Pos 29 /!< TPI FIFO1: ITM_ATVALID Position /
<>	139:856d2700e60b	1095	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
<>	139:856d2700e60b	1096
<>	139:856d2700e60b	1097	#define TPI_FIFO1_ITM_bytecount_Pos 27 /!< TPI FIFO1: ITM_bytecount Position /
<>	139:856d2700e60b	1098	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
<>	139:856d2700e60b	1099
<>	139:856d2700e60b	1100	#define TPI_FIFO1_ETM_ATVALID_Pos 26 /!< TPI FIFO1: ETM_ATVALID Position /
<>	139:856d2700e60b	1101	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
<>	139:856d2700e60b	1102
<>	139:856d2700e60b	1103	#define TPI_FIFO1_ETM_bytecount_Pos 24 /!< TPI FIFO1: ETM_bytecount Position /
<>	139:856d2700e60b	1104	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
<>	139:856d2700e60b	1105
<>	139:856d2700e60b	1106	#define TPI_FIFO1_ITM2_Pos 16 /!< TPI FIFO1: ITM2 Position /
<>	139:856d2700e60b	1107	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
<>	139:856d2700e60b	1108
<>	139:856d2700e60b	1109	#define TPI_FIFO1_ITM1_Pos 8 /!< TPI FIFO1: ITM1 Position /
<>	139:856d2700e60b	1110	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
<>	139:856d2700e60b	1111
<>	139:856d2700e60b	1112	#define TPI_FIFO1_ITM0_Pos 0 /!< TPI FIFO1: ITM0 Position /
<>	139:856d2700e60b	1113	#define TPI_FIFO1_ITM0_Msk (0xFFUL /<< TPI_FIFO1_ITM0_Pos/) /!< TPI FIFO1: ITM0 Mask /
<>	139:856d2700e60b	1114
<>	139:856d2700e60b	1115	/* TPI ITATBCTR0 Register Definitions */
<>	139:856d2700e60b	1116	#define TPI_ITATBCTR0_ATREADY_Pos 0 /!< TPI ITATBCTR0: ATREADY Position /
<>	139:856d2700e60b	1117	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /<< TPI_ITATBCTR0_ATREADY_Pos/) /!< TPI ITATBCTR0: ATREADY Mask /
<>	139:856d2700e60b	1118
<>	139:856d2700e60b	1119	/* TPI Integration Mode Control Register Definitions */
<>	139:856d2700e60b	1120	#define TPI_ITCTRL_Mode_Pos 0 /!< TPI ITCTRL: Mode Position /
<>	139:856d2700e60b	1121	#define TPI_ITCTRL_Mode_Msk (0x1UL /<< TPI_ITCTRL_Mode_Pos/) /!< TPI ITCTRL: Mode Mask /
<>	139:856d2700e60b	1122
<>	139:856d2700e60b	1123	/* TPI DEVID Register Definitions */
<>	139:856d2700e60b	1124	#define TPI_DEVID_NRZVALID_Pos 11 /!< TPI DEVID: NRZVALID Position /
<>	139:856d2700e60b	1125	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
<>	139:856d2700e60b	1126
<>	139:856d2700e60b	1127	#define TPI_DEVID_MANCVALID_Pos 10 /!< TPI DEVID: MANCVALID Position /
<>	139:856d2700e60b	1128	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
<>	139:856d2700e60b	1129
<>	139:856d2700e60b	1130	#define TPI_DEVID_PTINVALID_Pos 9 /!< TPI DEVID: PTINVALID Position /
<>	139:856d2700e60b	1131	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
<>	139:856d2700e60b	1132
<>	139:856d2700e60b	1133	#define TPI_DEVID_MinBufSz_Pos 6 /!< TPI DEVID: MinBufSz Position /
<>	139:856d2700e60b	1134	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
<>	139:856d2700e60b	1135
<>	139:856d2700e60b	1136	#define TPI_DEVID_AsynClkIn_Pos 5 /!< TPI DEVID: AsynClkIn Position /
<>	139:856d2700e60b	1137	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
<>	139:856d2700e60b	1138
<>	139:856d2700e60b	1139	#define TPI_DEVID_NrTraceInput_Pos 0 /!< TPI DEVID: NrTraceInput Position /
<>	139:856d2700e60b	1140	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /<< TPI_DEVID_NrTraceInput_Pos/) /!< TPI DEVID: NrTraceInput Mask /
<>	139:856d2700e60b	1141
<>	139:856d2700e60b	1142	/* TPI DEVTYPE Register Definitions */
<>	139:856d2700e60b	1143	#define TPI_DEVTYPE_MajorType_Pos 4 /!< TPI DEVTYPE: MajorType Position /
<>	139:856d2700e60b	1144	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
<>	139:856d2700e60b	1145
<>	139:856d2700e60b	1146	#define TPI_DEVTYPE_SubType_Pos 0 /!< TPI DEVTYPE: SubType Position /
<>	139:856d2700e60b	1147	#define TPI_DEVTYPE_SubType_Msk (0xFUL /<< TPI_DEVTYPE_SubType_Pos/) /!< TPI DEVTYPE: SubType Mask /
<>	139:856d2700e60b	1148
<>	139:856d2700e60b	1149	/@}/ /* end of group CMSIS_TPI */
<>	139:856d2700e60b	1150
<>	139:856d2700e60b	1151
<>	139:856d2700e60b	1152	#if (__MPU_PRESENT == 1)
<>	139:856d2700e60b	1153	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	1154	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
<>	139:856d2700e60b	1155	\brief Type definitions for the Memory Protection Unit (MPU)
<>	139:856d2700e60b	1156	@{
<>	139:856d2700e60b	1157	*/
<>	139:856d2700e60b	1158
<>	139:856d2700e60b	1159	/** \brief Structure type to access the Memory Protection Unit (MPU).
<>	139:856d2700e60b	1160	*/
<>	139:856d2700e60b	1161	typedef struct
<>	139:856d2700e60b	1162	{
<>	139:856d2700e60b	1163	__I uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
<>	139:856d2700e60b	1164	__IO uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
<>	139:856d2700e60b	1165	__IO uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region RNRber Register /
<>	139:856d2700e60b	1166	__IO uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
<>	139:856d2700e60b	1167	__IO uint32_t RASR; /!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register /
<>	139:856d2700e60b	1168	__IO uint32_t RBAR_A1; /!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register /
<>	139:856d2700e60b	1169	__IO uint32_t RASR_A1; /!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register /
<>	139:856d2700e60b	1170	__IO uint32_t RBAR_A2; /!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register /
<>	139:856d2700e60b	1171	__IO uint32_t RASR_A2; /!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register /
<>	139:856d2700e60b	1172	__IO uint32_t RBAR_A3; /!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register /
<>	139:856d2700e60b	1173	__IO uint32_t RASR_A3; /!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register /
<>	139:856d2700e60b	1174	} MPU_Type;
<>	139:856d2700e60b	1175
<>	139:856d2700e60b	1176	/* MPU Type Register */
<>	139:856d2700e60b	1177	#define MPU_TYPE_IREGION_Pos 16 /!< MPU TYPE: IREGION Position /
<>	139:856d2700e60b	1178	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
<>	139:856d2700e60b	1179
<>	139:856d2700e60b	1180	#define MPU_TYPE_DREGION_Pos 8 /!< MPU TYPE: DREGION Position /
<>	139:856d2700e60b	1181	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
<>	139:856d2700e60b	1182
<>	139:856d2700e60b	1183	#define MPU_TYPE_SEPARATE_Pos 0 /!< MPU TYPE: SEPARATE Position /
<>	139:856d2700e60b	1184	#define MPU_TYPE_SEPARATE_Msk (1UL /<< MPU_TYPE_SEPARATE_Pos/) /!< MPU TYPE: SEPARATE Mask /
<>	139:856d2700e60b	1185
<>	139:856d2700e60b	1186	/* MPU Control Register */
<>	139:856d2700e60b	1187	#define MPU_CTRL_PRIVDEFENA_Pos 2 /!< MPU CTRL: PRIVDEFENA Position /
<>	139:856d2700e60b	1188	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
<>	139:856d2700e60b	1189
<>	139:856d2700e60b	1190	#define MPU_CTRL_HFNMIENA_Pos 1 /!< MPU CTRL: HFNMIENA Position /
<>	139:856d2700e60b	1191	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
<>	139:856d2700e60b	1192
<>	139:856d2700e60b	1193	#define MPU_CTRL_ENABLE_Pos 0 /!< MPU CTRL: ENABLE Position /
<>	139:856d2700e60b	1194	#define MPU_CTRL_ENABLE_Msk (1UL /<< MPU_CTRL_ENABLE_Pos/) /!< MPU CTRL: ENABLE Mask /
<>	139:856d2700e60b	1195
<>	139:856d2700e60b	1196	/* MPU Region Number Register */
<>	139:856d2700e60b	1197	#define MPU_RNR_REGION_Pos 0 /!< MPU RNR: REGION Position /
<>	139:856d2700e60b	1198	#define MPU_RNR_REGION_Msk (0xFFUL /<< MPU_RNR_REGION_Pos/) /!< MPU RNR: REGION Mask /
<>	139:856d2700e60b	1199
<>	139:856d2700e60b	1200	/* MPU Region Base Address Register */
<>	139:856d2700e60b	1201	#define MPU_RBAR_ADDR_Pos 5 /!< MPU RBAR: ADDR Position /
<>	139:856d2700e60b	1202	#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /!< MPU RBAR: ADDR Mask /
<>	139:856d2700e60b	1203
<>	139:856d2700e60b	1204	#define MPU_RBAR_VALID_Pos 4 /!< MPU RBAR: VALID Position /
<>	139:856d2700e60b	1205	#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /!< MPU RBAR: VALID Mask /
<>	139:856d2700e60b	1206
<>	139:856d2700e60b	1207	#define MPU_RBAR_REGION_Pos 0 /!< MPU RBAR: REGION Position /
<>	139:856d2700e60b	1208	#define MPU_RBAR_REGION_Msk (0xFUL /<< MPU_RBAR_REGION_Pos/) /!< MPU RBAR: REGION Mask /
<>	139:856d2700e60b	1209
<>	139:856d2700e60b	1210	/* MPU Region Attribute and Size Register */
<>	139:856d2700e60b	1211	#define MPU_RASR_ATTRS_Pos 16 /!< MPU RASR: MPU Region Attribute field Position /
<>	139:856d2700e60b	1212	#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /!< MPU RASR: MPU Region Attribute field Mask /
<>	139:856d2700e60b	1213
<>	139:856d2700e60b	1214	#define MPU_RASR_XN_Pos 28 /!< MPU RASR: ATTRS.XN Position /
<>	139:856d2700e60b	1215	#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /!< MPU RASR: ATTRS.XN Mask /
<>	139:856d2700e60b	1216
<>	139:856d2700e60b	1217	#define MPU_RASR_AP_Pos 24 /!< MPU RASR: ATTRS.AP Position /
<>	139:856d2700e60b	1218	#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /!< MPU RASR: ATTRS.AP Mask /
<>	139:856d2700e60b	1219
<>	139:856d2700e60b	1220	#define MPU_RASR_TEX_Pos 19 /!< MPU RASR: ATTRS.TEX Position /
<>	139:856d2700e60b	1221	#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /!< MPU RASR: ATTRS.TEX Mask /
<>	139:856d2700e60b	1222
<>	139:856d2700e60b	1223	#define MPU_RASR_S_Pos 18 /!< MPU RASR: ATTRS.S Position /
<>	139:856d2700e60b	1224	#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /!< MPU RASR: ATTRS.S Mask /
<>	139:856d2700e60b	1225
<>	139:856d2700e60b	1226	#define MPU_RASR_C_Pos 17 /!< MPU RASR: ATTRS.C Position /
<>	139:856d2700e60b	1227	#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /!< MPU RASR: ATTRS.C Mask /
<>	139:856d2700e60b	1228
<>	139:856d2700e60b	1229	#define MPU_RASR_B_Pos 16 /!< MPU RASR: ATTRS.B Position /
<>	139:856d2700e60b	1230	#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /!< MPU RASR: ATTRS.B Mask /
<>	139:856d2700e60b	1231
<>	139:856d2700e60b	1232	#define MPU_RASR_SRD_Pos 8 /!< MPU RASR: Sub-Region Disable Position /
<>	139:856d2700e60b	1233	#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /!< MPU RASR: Sub-Region Disable Mask /
<>	139:856d2700e60b	1234
<>	139:856d2700e60b	1235	#define MPU_RASR_SIZE_Pos 1 /!< MPU RASR: Region Size Field Position /
<>	139:856d2700e60b	1236	#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /!< MPU RASR: Region Size Field Mask /
<>	139:856d2700e60b	1237
<>	139:856d2700e60b	1238	#define MPU_RASR_ENABLE_Pos 0 /!< MPU RASR: Region enable bit Position /
<>	139:856d2700e60b	1239	#define MPU_RASR_ENABLE_Msk (1UL /<< MPU_RASR_ENABLE_Pos/) /!< MPU RASR: Region enable bit Disable Mask /
<>	139:856d2700e60b	1240
<>	139:856d2700e60b	1241	/@} end of group CMSIS_MPU /
<>	139:856d2700e60b	1242	#endif
<>	139:856d2700e60b	1243
<>	139:856d2700e60b	1244
<>	139:856d2700e60b	1245	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	1246	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	1247	\defgroup CMSIS_FPU Floating Point Unit (FPU)
<>	139:856d2700e60b	1248	\brief Type definitions for the Floating Point Unit (FPU)
<>	139:856d2700e60b	1249	@{
<>	139:856d2700e60b	1250	*/
<>	139:856d2700e60b	1251
<>	139:856d2700e60b	1252	/** \brief Structure type to access the Floating Point Unit (FPU).
<>	139:856d2700e60b	1253	*/
<>	139:856d2700e60b	1254	typedef struct
<>	139:856d2700e60b	1255	{
<>	139:856d2700e60b	1256	uint32_t RESERVED0[1];
<>	139:856d2700e60b	1257	__IO uint32_t FPCCR; /!< Offset: 0x004 (R/W) Floating-Point Context Control Register /
<>	139:856d2700e60b	1258	__IO uint32_t FPCAR; /!< Offset: 0x008 (R/W) Floating-Point Context Address Register /
<>	139:856d2700e60b	1259	__IO uint32_t FPDSCR; /!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register /
<>	139:856d2700e60b	1260	__I uint32_t MVFR0; /!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 /
<>	139:856d2700e60b	1261	__I uint32_t MVFR1; /!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 /
<>	139:856d2700e60b	1262	} FPU_Type;
<>	139:856d2700e60b	1263
<>	139:856d2700e60b	1264	/* Floating-Point Context Control Register */
<>	139:856d2700e60b	1265	#define FPU_FPCCR_ASPEN_Pos 31 /!< FPCCR: ASPEN bit Position /
<>	139:856d2700e60b	1266	#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /!< FPCCR: ASPEN bit Mask /
<>	139:856d2700e60b	1267
<>	139:856d2700e60b	1268	#define FPU_FPCCR_LSPEN_Pos 30 /!< FPCCR: LSPEN Position /
<>	139:856d2700e60b	1269	#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /!< FPCCR: LSPEN bit Mask /
<>	139:856d2700e60b	1270
<>	139:856d2700e60b	1271	#define FPU_FPCCR_MONRDY_Pos 8 /!< FPCCR: MONRDY Position /
<>	139:856d2700e60b	1272	#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /!< FPCCR: MONRDY bit Mask /
<>	139:856d2700e60b	1273
<>	139:856d2700e60b	1274	#define FPU_FPCCR_BFRDY_Pos 6 /!< FPCCR: BFRDY Position /
<>	139:856d2700e60b	1275	#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /!< FPCCR: BFRDY bit Mask /
<>	139:856d2700e60b	1276
<>	139:856d2700e60b	1277	#define FPU_FPCCR_MMRDY_Pos 5 /!< FPCCR: MMRDY Position /
<>	139:856d2700e60b	1278	#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /!< FPCCR: MMRDY bit Mask /
<>	139:856d2700e60b	1279
<>	139:856d2700e60b	1280	#define FPU_FPCCR_HFRDY_Pos 4 /!< FPCCR: HFRDY Position /
<>	139:856d2700e60b	1281	#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /!< FPCCR: HFRDY bit Mask /
<>	139:856d2700e60b	1282
<>	139:856d2700e60b	1283	#define FPU_FPCCR_THREAD_Pos 3 /!< FPCCR: processor mode bit Position /
<>	139:856d2700e60b	1284	#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /!< FPCCR: processor mode active bit Mask /
<>	139:856d2700e60b	1285
<>	139:856d2700e60b	1286	#define FPU_FPCCR_USER_Pos 1 /!< FPCCR: privilege level bit Position /
<>	139:856d2700e60b	1287	#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /!< FPCCR: privilege level bit Mask /
<>	139:856d2700e60b	1288
<>	139:856d2700e60b	1289	#define FPU_FPCCR_LSPACT_Pos 0 /!< FPCCR: Lazy state preservation active bit Position /
<>	139:856d2700e60b	1290	#define FPU_FPCCR_LSPACT_Msk (1UL /<< FPU_FPCCR_LSPACT_Pos/) /!< FPCCR: Lazy state preservation active bit Mask /
<>	139:856d2700e60b	1291
<>	139:856d2700e60b	1292	/* Floating-Point Context Address Register */
<>	139:856d2700e60b	1293	#define FPU_FPCAR_ADDRESS_Pos 3 /!< FPCAR: ADDRESS bit Position /
<>	139:856d2700e60b	1294	#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /!< FPCAR: ADDRESS bit Mask /
<>	139:856d2700e60b	1295
<>	139:856d2700e60b	1296	/* Floating-Point Default Status Control Register */
<>	139:856d2700e60b	1297	#define FPU_FPDSCR_AHP_Pos 26 /!< FPDSCR: AHP bit Position /
<>	139:856d2700e60b	1298	#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /!< FPDSCR: AHP bit Mask /
<>	139:856d2700e60b	1299
<>	139:856d2700e60b	1300	#define FPU_FPDSCR_DN_Pos 25 /!< FPDSCR: DN bit Position /
<>	139:856d2700e60b	1301	#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /!< FPDSCR: DN bit Mask /
<>	139:856d2700e60b	1302
<>	139:856d2700e60b	1303	#define FPU_FPDSCR_FZ_Pos 24 /!< FPDSCR: FZ bit Position /
<>	139:856d2700e60b	1304	#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /!< FPDSCR: FZ bit Mask /
<>	139:856d2700e60b	1305
<>	139:856d2700e60b	1306	#define FPU_FPDSCR_RMode_Pos 22 /!< FPDSCR: RMode bit Position /
<>	139:856d2700e60b	1307	#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /!< FPDSCR: RMode bit Mask /
<>	139:856d2700e60b	1308
<>	139:856d2700e60b	1309	/* Media and FP Feature Register 0 */
<>	139:856d2700e60b	1310	#define FPU_MVFR0_FP_rounding_modes_Pos 28 /!< MVFR0: FP rounding modes bits Position /
<>	139:856d2700e60b	1311	#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /!< MVFR0: FP rounding modes bits Mask /
<>	139:856d2700e60b	1312
<>	139:856d2700e60b	1313	#define FPU_MVFR0_Short_vectors_Pos 24 /!< MVFR0: Short vectors bits Position /
<>	139:856d2700e60b	1314	#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /!< MVFR0: Short vectors bits Mask /
<>	139:856d2700e60b	1315
<>	139:856d2700e60b	1316	#define FPU_MVFR0_Square_root_Pos 20 /!< MVFR0: Square root bits Position /
<>	139:856d2700e60b	1317	#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /!< MVFR0: Square root bits Mask /
<>	139:856d2700e60b	1318
<>	139:856d2700e60b	1319	#define FPU_MVFR0_Divide_Pos 16 /!< MVFR0: Divide bits Position /
<>	139:856d2700e60b	1320	#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /!< MVFR0: Divide bits Mask /
<>	139:856d2700e60b	1321
<>	139:856d2700e60b	1322	#define FPU_MVFR0_FP_excep_trapping_Pos 12 /!< MVFR0: FP exception trapping bits Position /
<>	139:856d2700e60b	1323	#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /!< MVFR0: FP exception trapping bits Mask /
<>	139:856d2700e60b	1324
<>	139:856d2700e60b	1325	#define FPU_MVFR0_Double_precision_Pos 8 /!< MVFR0: Double-precision bits Position /
<>	139:856d2700e60b	1326	#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /!< MVFR0: Double-precision bits Mask /
<>	139:856d2700e60b	1327
<>	139:856d2700e60b	1328	#define FPU_MVFR0_Single_precision_Pos 4 /!< MVFR0: Single-precision bits Position /
<>	139:856d2700e60b	1329	#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /!< MVFR0: Single-precision bits Mask /
<>	139:856d2700e60b	1330
<>	139:856d2700e60b	1331	#define FPU_MVFR0_A_SIMD_registers_Pos 0 /!< MVFR0: A_SIMD registers bits Position /
<>	139:856d2700e60b	1332	#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /<< FPU_MVFR0_A_SIMD_registers_Pos/) /!< MVFR0: A_SIMD registers bits Mask /
<>	139:856d2700e60b	1333
<>	139:856d2700e60b	1334	/* Media and FP Feature Register 1 */
<>	139:856d2700e60b	1335	#define FPU_MVFR1_FP_fused_MAC_Pos 28 /!< MVFR1: FP fused MAC bits Position /
<>	139:856d2700e60b	1336	#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /!< MVFR1: FP fused MAC bits Mask /
<>	139:856d2700e60b	1337
<>	139:856d2700e60b	1338	#define FPU_MVFR1_FP_HPFP_Pos 24 /!< MVFR1: FP HPFP bits Position /
<>	139:856d2700e60b	1339	#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /!< MVFR1: FP HPFP bits Mask /
<>	139:856d2700e60b	1340
<>	139:856d2700e60b	1341	#define FPU_MVFR1_D_NaN_mode_Pos 4 /!< MVFR1: D_NaN mode bits Position /
<>	139:856d2700e60b	1342	#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /!< MVFR1: D_NaN mode bits Mask /
<>	139:856d2700e60b	1343
<>	139:856d2700e60b	1344	#define FPU_MVFR1_FtZ_mode_Pos 0 /!< MVFR1: FtZ mode bits Position /
<>	139:856d2700e60b	1345	#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /<< FPU_MVFR1_FtZ_mode_Pos/) /!< MVFR1: FtZ mode bits Mask /
<>	139:856d2700e60b	1346
<>	139:856d2700e60b	1347	/@} end of group CMSIS_FPU /
<>	139:856d2700e60b	1348	#endif
<>	139:856d2700e60b	1349
<>	139:856d2700e60b	1350
<>	139:856d2700e60b	1351	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	1352	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
<>	139:856d2700e60b	1353	\brief Type definitions for the Core Debug Registers
<>	139:856d2700e60b	1354	@{
<>	139:856d2700e60b	1355	*/
<>	139:856d2700e60b	1356
<>	139:856d2700e60b	1357	/** \brief Structure type to access the Core Debug Register (CoreDebug).
<>	139:856d2700e60b	1358	*/
<>	139:856d2700e60b	1359	typedef struct
<>	139:856d2700e60b	1360	{
<>	139:856d2700e60b	1361	__IO uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
<>	139:856d2700e60b	1362	__O uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
<>	139:856d2700e60b	1363	__IO uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
<>	139:856d2700e60b	1364	__IO uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
<>	139:856d2700e60b	1365	} CoreDebug_Type;
<>	139:856d2700e60b	1366
<>	139:856d2700e60b	1367	/* Debug Halting Control and Status Register */
<>	139:856d2700e60b	1368	#define CoreDebug_DHCSR_DBGKEY_Pos 16 /!< CoreDebug DHCSR: DBGKEY Position /
<>	139:856d2700e60b	1369	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
<>	139:856d2700e60b	1370
<>	139:856d2700e60b	1371	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /!< CoreDebug DHCSR: S_RESET_ST Position /
<>	139:856d2700e60b	1372	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
<>	139:856d2700e60b	1373
<>	139:856d2700e60b	1374	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /!< CoreDebug DHCSR: S_RETIRE_ST Position /
<>	139:856d2700e60b	1375	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
<>	139:856d2700e60b	1376
<>	139:856d2700e60b	1377	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /!< CoreDebug DHCSR: S_LOCKUP Position /
<>	139:856d2700e60b	1378	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
<>	139:856d2700e60b	1379
<>	139:856d2700e60b	1380	#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /!< CoreDebug DHCSR: S_SLEEP Position /
<>	139:856d2700e60b	1381	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
<>	139:856d2700e60b	1382
<>	139:856d2700e60b	1383	#define CoreDebug_DHCSR_S_HALT_Pos 17 /!< CoreDebug DHCSR: S_HALT Position /
<>	139:856d2700e60b	1384	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
<>	139:856d2700e60b	1385
<>	139:856d2700e60b	1386	#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /!< CoreDebug DHCSR: S_REGRDY Position /
<>	139:856d2700e60b	1387	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
<>	139:856d2700e60b	1388
<>	139:856d2700e60b	1389	#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /!< CoreDebug DHCSR: C_SNAPSTALL Position /
<>	139:856d2700e60b	1390	#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /!< CoreDebug DHCSR: C_SNAPSTALL Mask /
<>	139:856d2700e60b	1391
<>	139:856d2700e60b	1392	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /!< CoreDebug DHCSR: C_MASKINTS Position /
<>	139:856d2700e60b	1393	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
<>	139:856d2700e60b	1394
<>	139:856d2700e60b	1395	#define CoreDebug_DHCSR_C_STEP_Pos 2 /!< CoreDebug DHCSR: C_STEP Position /
<>	139:856d2700e60b	1396	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
<>	139:856d2700e60b	1397
<>	139:856d2700e60b	1398	#define CoreDebug_DHCSR_C_HALT_Pos 1 /!< CoreDebug DHCSR: C_HALT Position /
<>	139:856d2700e60b	1399	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
<>	139:856d2700e60b	1400
<>	139:856d2700e60b	1401	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /!< CoreDebug DHCSR: C_DEBUGEN Position /
<>	139:856d2700e60b	1402	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /<< CoreDebug_DHCSR_C_DEBUGEN_Pos/) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
<>	139:856d2700e60b	1403
<>	139:856d2700e60b	1404	/* Debug Core Register Selector Register */
<>	139:856d2700e60b	1405	#define CoreDebug_DCRSR_REGWnR_Pos 16 /!< CoreDebug DCRSR: REGWnR Position /
<>	139:856d2700e60b	1406	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
<>	139:856d2700e60b	1407
<>	139:856d2700e60b	1408	#define CoreDebug_DCRSR_REGSEL_Pos 0 /!< CoreDebug DCRSR: REGSEL Position /
<>	139:856d2700e60b	1409	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /<< CoreDebug_DCRSR_REGSEL_Pos/) /!< CoreDebug DCRSR: REGSEL Mask /
<>	139:856d2700e60b	1410
<>	139:856d2700e60b	1411	/* Debug Exception and Monitor Control Register */
<>	139:856d2700e60b	1412	#define CoreDebug_DEMCR_TRCENA_Pos 24 /!< CoreDebug DEMCR: TRCENA Position /
<>	139:856d2700e60b	1413	#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /!< CoreDebug DEMCR: TRCENA Mask /
<>	139:856d2700e60b	1414
<>	139:856d2700e60b	1415	#define CoreDebug_DEMCR_MON_REQ_Pos 19 /!< CoreDebug DEMCR: MON_REQ Position /
<>	139:856d2700e60b	1416	#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /!< CoreDebug DEMCR: MON_REQ Mask /
<>	139:856d2700e60b	1417
<>	139:856d2700e60b	1418	#define CoreDebug_DEMCR_MON_STEP_Pos 18 /!< CoreDebug DEMCR: MON_STEP Position /
<>	139:856d2700e60b	1419	#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /!< CoreDebug DEMCR: MON_STEP Mask /
<>	139:856d2700e60b	1420
<>	139:856d2700e60b	1421	#define CoreDebug_DEMCR_MON_PEND_Pos 17 /!< CoreDebug DEMCR: MON_PEND Position /
<>	139:856d2700e60b	1422	#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /!< CoreDebug DEMCR: MON_PEND Mask /
<>	139:856d2700e60b	1423
<>	139:856d2700e60b	1424	#define CoreDebug_DEMCR_MON_EN_Pos 16 /!< CoreDebug DEMCR: MON_EN Position /
<>	139:856d2700e60b	1425	#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /!< CoreDebug DEMCR: MON_EN Mask /
<>	139:856d2700e60b	1426
<>	139:856d2700e60b	1427	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /!< CoreDebug DEMCR: VC_HARDERR Position /
<>	139:856d2700e60b	1428	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
<>	139:856d2700e60b	1429
<>	139:856d2700e60b	1430	#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /!< CoreDebug DEMCR: VC_INTERR Position /
<>	139:856d2700e60b	1431	#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /!< CoreDebug DEMCR: VC_INTERR Mask /
<>	139:856d2700e60b	1432
<>	139:856d2700e60b	1433	#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /!< CoreDebug DEMCR: VC_BUSERR Position /
<>	139:856d2700e60b	1434	#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /!< CoreDebug DEMCR: VC_BUSERR Mask /
<>	139:856d2700e60b	1435
<>	139:856d2700e60b	1436	#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /!< CoreDebug DEMCR: VC_STATERR Position /
<>	139:856d2700e60b	1437	#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /!< CoreDebug DEMCR: VC_STATERR Mask /
<>	139:856d2700e60b	1438
<>	139:856d2700e60b	1439	#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /!< CoreDebug DEMCR: VC_CHKERR Position /
<>	139:856d2700e60b	1440	#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /!< CoreDebug DEMCR: VC_CHKERR Mask /
<>	139:856d2700e60b	1441
<>	139:856d2700e60b	1442	#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /!< CoreDebug DEMCR: VC_NOCPERR Position /
<>	139:856d2700e60b	1443	#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /!< CoreDebug DEMCR: VC_NOCPERR Mask /
<>	139:856d2700e60b	1444
<>	139:856d2700e60b	1445	#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /!< CoreDebug DEMCR: VC_MMERR Position /
<>	139:856d2700e60b	1446	#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /!< CoreDebug DEMCR: VC_MMERR Mask /
<>	139:856d2700e60b	1447
<>	139:856d2700e60b	1448	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /!< CoreDebug DEMCR: VC_CORERESET Position /
<>	139:856d2700e60b	1449	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /<< CoreDebug_DEMCR_VC_CORERESET_Pos/) /!< CoreDebug DEMCR: VC_CORERESET Mask /
<>	139:856d2700e60b	1450
<>	139:856d2700e60b	1451	/@} end of group CMSIS_CoreDebug /
<>	139:856d2700e60b	1452
<>	139:856d2700e60b	1453
<>	139:856d2700e60b	1454	/** \ingroup CMSIS_core_register
<>	139:856d2700e60b	1455	\defgroup CMSIS_core_base Core Definitions
<>	139:856d2700e60b	1456	\brief Definitions for base addresses, unions, and structures.
<>	139:856d2700e60b	1457	@{
<>	139:856d2700e60b	1458	*/
<>	139:856d2700e60b	1459
<>	139:856d2700e60b	1460	/* Memory mapping of Cortex-M4 Hardware */
<>	139:856d2700e60b	1461	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
<>	139:856d2700e60b	1462	#define ITM_BASE (0xE0000000UL) /!< ITM Base Address /
<>	139:856d2700e60b	1463	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
<>	139:856d2700e60b	1464	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
<>	139:856d2700e60b	1465	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
<>	139:856d2700e60b	1466	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
<>	139:856d2700e60b	1467	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
<>	139:856d2700e60b	1468	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
<>	139:856d2700e60b	1469
<>	139:856d2700e60b	1470	#define SCnSCB ((SCnSCB_Type ) SCS_BASE ) /!< System control Register not in SCB */
<>	139:856d2700e60b	1471	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
<>	139:856d2700e60b	1472	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
<>	139:856d2700e60b	1473	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
<>	139:856d2700e60b	1474	#define ITM ((ITM_Type ) ITM_BASE ) /!< ITM configuration struct */
<>	139:856d2700e60b	1475	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
<>	139:856d2700e60b	1476	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
<>	139:856d2700e60b	1477	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE) /!< Core Debug configuration struct */
<>	139:856d2700e60b	1478
<>	139:856d2700e60b	1479	#if (__MPU_PRESENT == 1)
<>	139:856d2700e60b	1480	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
<>	139:856d2700e60b	1481	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
<>	139:856d2700e60b	1482	#endif
<>	139:856d2700e60b	1483
<>	139:856d2700e60b	1484	#if (__FPU_PRESENT == 1)
<>	139:856d2700e60b	1485	#define FPU_BASE (SCS_BASE + 0x0F30UL) /!< Floating Point Unit /
<>	139:856d2700e60b	1486	#define FPU ((FPU_Type ) FPU_BASE ) /!< Floating Point Unit */
<>	139:856d2700e60b	1487	#endif
<>	139:856d2700e60b	1488
<>	139:856d2700e60b	1489	/@} /
<>	139:856d2700e60b	1490
<>	139:856d2700e60b	1491
<>	139:856d2700e60b	1492
<>	139:856d2700e60b	1493	/*******************************************************************************
<>	139:856d2700e60b	1494	* Hardware Abstraction Layer
<>	139:856d2700e60b	1495	Core Function Interface contains:
<>	139:856d2700e60b	1496	- Core NVIC Functions
<>	139:856d2700e60b	1497	- Core SysTick Functions
<>	139:856d2700e60b	1498	- Core Debug Functions
<>	139:856d2700e60b	1499	- Core Register Access Functions
<>	139:856d2700e60b	1500	******************************************************************************/
<>	139:856d2700e60b	1501	/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
<>	139:856d2700e60b	1502	*/
<>	139:856d2700e60b	1503
<>	139:856d2700e60b	1504
<>	139:856d2700e60b	1505
<>	139:856d2700e60b	1506	/* ########################## NVIC functions #################################### */
<>	139:856d2700e60b	1507	/** \ingroup CMSIS_Core_FunctionInterface
<>	139:856d2700e60b	1508	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
<>	139:856d2700e60b	1509	\brief Functions that manage interrupts and exceptions via the NVIC.
<>	139:856d2700e60b	1510	@{
<>	139:856d2700e60b	1511	*/
<>	139:856d2700e60b	1512
<>	139:856d2700e60b	1513	#ifdef CMSIS_NVIC_VIRTUAL
<>	139:856d2700e60b	1514	#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
<>	139:856d2700e60b	1515	#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
<>	139:856d2700e60b	1516	#endif
<>	139:856d2700e60b	1517	#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
<>	139:856d2700e60b	1518	#else
<>	139:856d2700e60b	1519	#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
<>	139:856d2700e60b	1520	#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
<>	139:856d2700e60b	1521	#define NVIC_EnableIRQ __NVIC_EnableIRQ
<>	139:856d2700e60b	1522	#define NVIC_DisableIRQ __NVIC_DisableIRQ
<>	139:856d2700e60b	1523	#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
<>	139:856d2700e60b	1524	#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
<>	139:856d2700e60b	1525	#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
<>	139:856d2700e60b	1526	#define NVIC_GetActive __NVIC_GetActive
<>	139:856d2700e60b	1527	#define NVIC_SetPriority __NVIC_SetPriority
<>	139:856d2700e60b	1528	#define NVIC_GetPriority __NVIC_GetPriority
<>	139:856d2700e60b	1529	#define NVIC_SystemReset __NVIC_SystemReset
<>	139:856d2700e60b	1530	#endif /* CMSIS_NVIC_VIRTUAL */
<>	139:856d2700e60b	1531
<>	139:856d2700e60b	1532	#ifdef CMSIS_VECTAB_VIRTUAL
<>	139:856d2700e60b	1533	#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
<>	139:856d2700e60b	1534	#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
<>	139:856d2700e60b	1535	#endif
<>	139:856d2700e60b	1536	#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
<>	139:856d2700e60b	1537	#else
<>	139:856d2700e60b	1538	#define NVIC_SetVector __NVIC_SetVector
<>	139:856d2700e60b	1539	#define NVIC_GetVector __NVIC_GetVector
<>	139:856d2700e60b	1540	#endif /* CMSIS_VECTAB_VIRTUAL */
<>	139:856d2700e60b	1541
<>	139:856d2700e60b	1542
<>	139:856d2700e60b	1543	/** \brief Set Priority Grouping
<>	139:856d2700e60b	1544
<>	139:856d2700e60b	1545	The function sets the priority grouping field using the required unlock sequence.
<>	139:856d2700e60b	1546	The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
<>	139:856d2700e60b	1547	Only values from 0..7 are used.
<>	139:856d2700e60b	1548	In case of a conflict between priority grouping and available
<>	139:856d2700e60b	1549	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
<>	139:856d2700e60b	1550
<>	139:856d2700e60b	1551	\param [in] PriorityGroup Priority grouping field.
<>	139:856d2700e60b	1552	*/
<>	139:856d2700e60b	1553	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
<>	139:856d2700e60b	1554	{
<>	139:856d2700e60b	1555	uint32_t reg_value;
<>	139:856d2700e60b	1556	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
<>	139:856d2700e60b	1557
<>	139:856d2700e60b	1558	reg_value = SCB->AIRCR; /* read old register configuration */
<>	139:856d2700e60b	1559	reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk \| SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
<>	139:856d2700e60b	1560	reg_value = (reg_value \|
<>	139:856d2700e60b	1561	((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) \|
<>	139:856d2700e60b	1562	(PriorityGroupTmp << 8) ); /* Insert write key and priorty group */
<>	139:856d2700e60b	1563	SCB->AIRCR = reg_value;
<>	139:856d2700e60b	1564	}
<>	139:856d2700e60b	1565
<>	139:856d2700e60b	1566
<>	139:856d2700e60b	1567	/** \brief Get Priority Grouping
<>	139:856d2700e60b	1568
<>	139:856d2700e60b	1569	The function reads the priority grouping field from the NVIC Interrupt Controller.
<>	139:856d2700e60b	1570
<>	139:856d2700e60b	1571	\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
<>	139:856d2700e60b	1572	*/
<>	139:856d2700e60b	1573	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
<>	139:856d2700e60b	1574	{
<>	139:856d2700e60b	1575	return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
<>	139:856d2700e60b	1576	}
<>	139:856d2700e60b	1577
<>	139:856d2700e60b	1578
<>	139:856d2700e60b	1579	/** \brief Enable External Interrupt
<>	139:856d2700e60b	1580
<>	139:856d2700e60b	1581	The function enables a device-specific interrupt in the NVIC interrupt controller.
<>	139:856d2700e60b	1582
<>	139:856d2700e60b	1583	\param [in] IRQn External interrupt number. Value cannot be negative.
<>	139:856d2700e60b	1584	*/
<>	139:856d2700e60b	1585	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
<>	139:856d2700e60b	1586	{
<>	139:856d2700e60b	1587	NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
<>	139:856d2700e60b	1588	}
<>	139:856d2700e60b	1589
<>	139:856d2700e60b	1590
<>	139:856d2700e60b	1591	/** \brief Disable External Interrupt
<>	139:856d2700e60b	1592
<>	139:856d2700e60b	1593	The function disables a device-specific interrupt in the NVIC interrupt controller.
<>	139:856d2700e60b	1594
<>	139:856d2700e60b	1595	\param [in] IRQn External interrupt number. Value cannot be negative.
<>	139:856d2700e60b	1596	*/
<>	139:856d2700e60b	1597	__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
<>	139:856d2700e60b	1598	{
<>	139:856d2700e60b	1599	NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
<>	139:856d2700e60b	1600	__DSB();
<>	139:856d2700e60b	1601	__ISB();
<>	139:856d2700e60b	1602	}
<>	139:856d2700e60b	1603
<>	139:856d2700e60b	1604
<>	139:856d2700e60b	1605	/** \brief Get Pending Interrupt
<>	139:856d2700e60b	1606
<>	139:856d2700e60b	1607	The function reads the pending register in the NVIC and returns the pending bit
<>	139:856d2700e60b	1608	for the specified interrupt.
<>	139:856d2700e60b	1609
<>	139:856d2700e60b	1610	\param [in] IRQn Interrupt number.
<>	139:856d2700e60b	1611
<>	139:856d2700e60b	1612	\return 0 Interrupt status is not pending.
<>	139:856d2700e60b	1613	\return 1 Interrupt status is pending.
<>	139:856d2700e60b	1614	*/
<>	139:856d2700e60b	1615	__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
<>	139:856d2700e60b	1616	{
<>	139:856d2700e60b	1617	return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
<>	139:856d2700e60b	1618	}
<>	139:856d2700e60b	1619
<>	139:856d2700e60b	1620
<>	139:856d2700e60b	1621	/** \brief Set Pending Interrupt
<>	139:856d2700e60b	1622
<>	139:856d2700e60b	1623	The function sets the pending bit of an external interrupt.
<>	139:856d2700e60b	1624
<>	139:856d2700e60b	1625	\param [in] IRQn Interrupt number. Value cannot be negative.
<>	139:856d2700e60b	1626	*/
<>	139:856d2700e60b	1627	__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
<>	139:856d2700e60b	1628	{
<>	139:856d2700e60b	1629	NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
<>	139:856d2700e60b	1630	}
<>	139:856d2700e60b	1631
<>	139:856d2700e60b	1632
<>	139:856d2700e60b	1633	/** \brief Clear Pending Interrupt
<>	139:856d2700e60b	1634
<>	139:856d2700e60b	1635	The function clears the pending bit of an external interrupt.
<>	139:856d2700e60b	1636
<>	139:856d2700e60b	1637	\param [in] IRQn External interrupt number. Value cannot be negative.
<>	139:856d2700e60b	1638	*/
<>	139:856d2700e60b	1639	__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
<>	139:856d2700e60b	1640	{
<>	139:856d2700e60b	1641	NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
<>	139:856d2700e60b	1642	}
<>	139:856d2700e60b	1643
<>	139:856d2700e60b	1644
<>	139:856d2700e60b	1645	/** \brief Get Active Interrupt
<>	139:856d2700e60b	1646
<>	139:856d2700e60b	1647	The function reads the active register in NVIC and returns the active bit.
<>	139:856d2700e60b	1648
<>	139:856d2700e60b	1649	\param [in] IRQn Interrupt number.
<>	139:856d2700e60b	1650
<>	139:856d2700e60b	1651	\return 0 Interrupt status is not active.
<>	139:856d2700e60b	1652	\return 1 Interrupt status is active.
<>	139:856d2700e60b	1653	*/
<>	139:856d2700e60b	1654	__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
<>	139:856d2700e60b	1655	{
<>	139:856d2700e60b	1656	return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
<>	139:856d2700e60b	1657	}
<>	139:856d2700e60b	1658
<>	139:856d2700e60b	1659
<>	139:856d2700e60b	1660	/** \brief Set Interrupt Priority
<>	139:856d2700e60b	1661
<>	139:856d2700e60b	1662	The function sets the priority of an interrupt.
<>	139:856d2700e60b	1663
<>	139:856d2700e60b	1664	\note The priority cannot be set for every core interrupt.
<>	139:856d2700e60b	1665
<>	139:856d2700e60b	1666	\param [in] IRQn Interrupt number.
<>	139:856d2700e60b	1667	\param [in] priority Priority to set.
<>	139:856d2700e60b	1668	*/
<>	139:856d2700e60b	1669	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
<>	139:856d2700e60b	1670	{
<>	139:856d2700e60b	1671	if((int32_t)IRQn < 0) {
<>	139:856d2700e60b	1672	SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
<>	139:856d2700e60b	1673	}
<>	139:856d2700e60b	1674	else {
<>	139:856d2700e60b	1675	NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
<>	139:856d2700e60b	1676	}
<>	139:856d2700e60b	1677	}
<>	139:856d2700e60b	1678
<>	139:856d2700e60b	1679
<>	139:856d2700e60b	1680	/** \brief Get Interrupt Priority
<>	139:856d2700e60b	1681
<>	139:856d2700e60b	1682	The function reads the priority of an interrupt. The interrupt
<>	139:856d2700e60b	1683	number can be positive to specify an external (device specific)
<>	139:856d2700e60b	1684	interrupt, or negative to specify an internal (core) interrupt.
<>	139:856d2700e60b	1685
<>	139:856d2700e60b	1686
<>	139:856d2700e60b	1687	\param [in] IRQn Interrupt number.
<>	139:856d2700e60b	1688	\return Interrupt Priority. Value is aligned automatically to the implemented
<>	139:856d2700e60b	1689	priority bits of the microcontroller.
<>	139:856d2700e60b	1690	*/
<>	139:856d2700e60b	1691	__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
<>	139:856d2700e60b	1692	{
<>	139:856d2700e60b	1693
<>	139:856d2700e60b	1694	if((int32_t)IRQn < 0) {
<>	139:856d2700e60b	1695	return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)));
<>	139:856d2700e60b	1696	}
<>	139:856d2700e60b	1697	else {
<>	139:856d2700e60b	1698	return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8 - __NVIC_PRIO_BITS)));
<>	139:856d2700e60b	1699	}
<>	139:856d2700e60b	1700	}
<>	139:856d2700e60b	1701
<>	139:856d2700e60b	1702
<>	139:856d2700e60b	1703	/** \brief Encode Priority
<>	139:856d2700e60b	1704
<>	139:856d2700e60b	1705	The function encodes the priority for an interrupt with the given priority group,
<>	139:856d2700e60b	1706	preemptive priority value, and subpriority value.
<>	139:856d2700e60b	1707	In case of a conflict between priority grouping and available
<>	139:856d2700e60b	1708	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
<>	139:856d2700e60b	1709
<>	139:856d2700e60b	1710	\param [in] PriorityGroup Used priority group.
<>	139:856d2700e60b	1711	\param [in] PreemptPriority Preemptive priority value (starting from 0).
<>	139:856d2700e60b	1712	\param [in] SubPriority Subpriority value (starting from 0).
<>	139:856d2700e60b	1713	\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
<>	139:856d2700e60b	1714	*/
<>	139:856d2700e60b	1715	__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<>	139:856d2700e60b	1716	{
<>	139:856d2700e60b	1717	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
<>	139:856d2700e60b	1718	uint32_t PreemptPriorityBits;
<>	139:856d2700e60b	1719	uint32_t SubPriorityBits;
<>	139:856d2700e60b	1720
<>	139:856d2700e60b	1721	PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<>	139:856d2700e60b	1722	SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
<>	139:856d2700e60b	1723
<>	139:856d2700e60b	1724	return (
<>	139:856d2700e60b	1725	((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) \|
<>	139:856d2700e60b	1726	((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
<>	139:856d2700e60b	1727	);
<>	139:856d2700e60b	1728	}
<>	139:856d2700e60b	1729
<>	139:856d2700e60b	1730
<>	139:856d2700e60b	1731	/** \brief Decode Priority
<>	139:856d2700e60b	1732
<>	139:856d2700e60b	1733	The function decodes an interrupt priority value with a given priority group to
<>	139:856d2700e60b	1734	preemptive priority value and subpriority value.
<>	139:856d2700e60b	1735	In case of a conflict between priority grouping and available
<>	139:856d2700e60b	1736	priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
<>	139:856d2700e60b	1737
<>	139:856d2700e60b	1738	\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
<>	139:856d2700e60b	1739	\param [in] PriorityGroup Used priority group.
<>	139:856d2700e60b	1740	\param [out] pPreemptPriority Preemptive priority value (starting from 0).
<>	139:856d2700e60b	1741	\param [out] pSubPriority Subpriority value (starting from 0).
<>	139:856d2700e60b	1742	*/
<>	139:856d2700e60b	1743	__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<>	139:856d2700e60b	1744	{
<>	139:856d2700e60b	1745	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
<>	139:856d2700e60b	1746	uint32_t PreemptPriorityBits;
<>	139:856d2700e60b	1747	uint32_t SubPriorityBits;
<>	139:856d2700e60b	1748
<>	139:856d2700e60b	1749	PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<>	139:856d2700e60b	1750	SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
<>	139:856d2700e60b	1751
<>	139:856d2700e60b	1752	*pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
<>	139:856d2700e60b	1753	*pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
<>	139:856d2700e60b	1754	}
<>	139:856d2700e60b	1755
<>	139:856d2700e60b	1756
<>	139:856d2700e60b	1757	/** \brief System Reset
<>	139:856d2700e60b	1758
<>	139:856d2700e60b	1759	The function initiates a system reset request to reset the MCU.
<>	139:856d2700e60b	1760	*/
<>	139:856d2700e60b	1761	__STATIC_INLINE void __NVIC_SystemReset(void)
<>	139:856d2700e60b	1762	{
<>	139:856d2700e60b	1763	__DSB(); /* Ensure all outstanding memory accesses included
<>	139:856d2700e60b	1764	buffered write are completed before reset */
<>	139:856d2700e60b	1765	SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) \|
<>	139:856d2700e60b	1766	(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) \|
<>	139:856d2700e60b	1767	SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */
<>	139:856d2700e60b	1768	__DSB(); /* Ensure completion of memory access */
<>	139:856d2700e60b	1769	while(1) { __NOP(); } /* wait until reset */
<>	139:856d2700e60b	1770	}
<>	139:856d2700e60b	1771
<>	139:856d2700e60b	1772	/@} end of CMSIS_Core_NVICFunctions /
<>	139:856d2700e60b	1773
<>	139:856d2700e60b	1774
<>	139:856d2700e60b	1775
<>	139:856d2700e60b	1776	/* ################################## SysTick function ############################################ */
<>	139:856d2700e60b	1777	/** \ingroup CMSIS_Core_FunctionInterface
<>	139:856d2700e60b	1778	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
<>	139:856d2700e60b	1779	\brief Functions that configure the System.
<>	139:856d2700e60b	1780	@{
<>	139:856d2700e60b	1781	*/
<>	139:856d2700e60b	1782
<>	139:856d2700e60b	1783	#if (__Vendor_SysTickConfig == 0)
<>	139:856d2700e60b	1784
<>	139:856d2700e60b	1785	/** \brief System Tick Configuration
<>	139:856d2700e60b	1786
<>	139:856d2700e60b	1787	The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
<>	139:856d2700e60b	1788	Counter is in free running mode to generate periodic interrupts.
<>	139:856d2700e60b	1789
<>	139:856d2700e60b	1790	\param [in] ticks Number of ticks between two interrupts.
<>	139:856d2700e60b	1791
<>	139:856d2700e60b	1792	\return 0 Function succeeded.
<>	139:856d2700e60b	1793	\return 1 Function failed.
<>	139:856d2700e60b	1794
<>	139:856d2700e60b	1795	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
<>	139:856d2700e60b	1796	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
<>	139:856d2700e60b	1797	must contain a vendor-specific implementation of this function.
<>	139:856d2700e60b	1798
<>	139:856d2700e60b	1799	*/
<>	139:856d2700e60b	1800	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
<>	139:856d2700e60b	1801	{
<>	139:856d2700e60b	1802	if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); } /* Reload value impossible */
<>	139:856d2700e60b	1803
<>	139:856d2700e60b	1804	SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
<>	139:856d2700e60b	1805	NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
<>	139:856d2700e60b	1806	SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
<>	139:856d2700e60b	1807	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
<>	139:856d2700e60b	1808	SysTick_CTRL_TICKINT_Msk \|
<>	139:856d2700e60b	1809	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
<>	139:856d2700e60b	1810	return (0UL); /* Function successful */
<>	139:856d2700e60b	1811	}
<>	139:856d2700e60b	1812
<>	139:856d2700e60b	1813	#endif
<>	139:856d2700e60b	1814
<>	139:856d2700e60b	1815	/@} end of CMSIS_Core_SysTickFunctions /
<>	139:856d2700e60b	1816
<>	139:856d2700e60b	1817
<>	139:856d2700e60b	1818
<>	139:856d2700e60b	1819	/* ##################################### Debug In/Output function ########################################### */
<>	139:856d2700e60b	1820	/** \ingroup CMSIS_Core_FunctionInterface
<>	139:856d2700e60b	1821	\defgroup CMSIS_core_DebugFunctions ITM Functions
<>	139:856d2700e60b	1822	\brief Functions that access the ITM debug interface.
<>	139:856d2700e60b	1823	@{
<>	139:856d2700e60b	1824	*/
<>	139:856d2700e60b	1825
<>	139:856d2700e60b	1826	extern volatile int32_t ITM_RxBuffer; /!< External variable to receive characters. /
<>	139:856d2700e60b	1827	#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /!< Value identifying \ref ITM_RxBuffer is ready for next character. /
<>	139:856d2700e60b	1828
<>	139:856d2700e60b	1829
<>	139:856d2700e60b	1830	/** \brief ITM Send Character
<>	139:856d2700e60b	1831
<>	139:856d2700e60b	1832	The function transmits a character via the ITM channel 0, and
<>	139:856d2700e60b	1833	\li Just returns when no debugger is connected that has booked the output.
<>	139:856d2700e60b	1834	\li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
<>	139:856d2700e60b	1835
<>	139:856d2700e60b	1836	\param [in] ch Character to transmit.
<>	139:856d2700e60b	1837
<>	139:856d2700e60b	1838	\returns Character to transmit.
<>	139:856d2700e60b	1839	*/
<>	139:856d2700e60b	1840	__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
<>	139:856d2700e60b	1841	{
<>	139:856d2700e60b	1842	if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */
<>	139:856d2700e60b	1843	((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */
<>	139:856d2700e60b	1844	{
<>	139:856d2700e60b	1845	while (ITM->PORT[0].u32 == 0UL) { __NOP(); }
<>	139:856d2700e60b	1846	ITM->PORT[0].u8 = (uint8_t)ch;
<>	139:856d2700e60b	1847	}
<>	139:856d2700e60b	1848	return (ch);
<>	139:856d2700e60b	1849	}
<>	139:856d2700e60b	1850
<>	139:856d2700e60b	1851
<>	139:856d2700e60b	1852	/** \brief ITM Receive Character
<>	139:856d2700e60b	1853
<>	139:856d2700e60b	1854	The function inputs a character via the external variable \ref ITM_RxBuffer.
<>	139:856d2700e60b	1855
<>	139:856d2700e60b	1856	\return Received character.
<>	139:856d2700e60b	1857	\return -1 No character pending.
<>	139:856d2700e60b	1858	*/
<>	139:856d2700e60b	1859	__STATIC_INLINE int32_t ITM_ReceiveChar (void) {
<>	139:856d2700e60b	1860	int32_t ch = -1; /* no character available */
<>	139:856d2700e60b	1861
<>	139:856d2700e60b	1862	if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
<>	139:856d2700e60b	1863	ch = ITM_RxBuffer;
<>	139:856d2700e60b	1864	ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
<>	139:856d2700e60b	1865	}
<>	139:856d2700e60b	1866
<>	139:856d2700e60b	1867	return (ch);
<>	139:856d2700e60b	1868	}
<>	139:856d2700e60b	1869
<>	139:856d2700e60b	1870
<>	139:856d2700e60b	1871	/** \brief ITM Check Character
<>	139:856d2700e60b	1872
<>	139:856d2700e60b	1873	The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
<>	139:856d2700e60b	1874
<>	139:856d2700e60b	1875	\return 0 No character available.
<>	139:856d2700e60b	1876	\return 1 Character available.
<>	139:856d2700e60b	1877	*/
<>	139:856d2700e60b	1878	__STATIC_INLINE int32_t ITM_CheckChar (void) {
<>	139:856d2700e60b	1879
<>	139:856d2700e60b	1880	if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
<>	139:856d2700e60b	1881	return (0); /* no character available */
<>	139:856d2700e60b	1882	} else {
<>	139:856d2700e60b	1883	return (1); /* character available */
<>	139:856d2700e60b	1884	}
<>	139:856d2700e60b	1885	}
<>	139:856d2700e60b	1886
<>	139:856d2700e60b	1887	/@} end of CMSIS_core_DebugFunctions /
<>	139:856d2700e60b	1888
<>	139:856d2700e60b	1889
<>	139:856d2700e60b	1890
<>	139:856d2700e60b	1891
<>	139:856d2700e60b	1892	#ifdef __cplusplus
<>	139:856d2700e60b	1893	}
<>	139:856d2700e60b	1894	#endif
<>	139:856d2700e60b	1895
<>	139:856d2700e60b	1896	#endif /* __CORE_CM4_H_DEPENDANT */
<>	139:856d2700e60b	1897
<>	139:856d2700e60b	1898	#endif /* __CMSIS_GENERIC */