mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents:   hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_ARCH_MAX/core_cm0plus.h@143:86740a56073b, 2017-05-26 (annotated)

Committer:
AnnaBridge
Date:
Fri May 26 12:30:20 2017 +0100
Revision:
143:86740a56073b
Parent:
131:faff56e089b2
Child:
145:64910690c574
Release 143 of the mbed library.

Who changed what in which revision?

UserRevisionLine numberNew contents of line
bogdanm 88:9327015d4013 1 /**************************************************************************//**
bogdanm 88:9327015d4013 2 * @file core_cm0plus.h
bogdanm 88:9327015d4013 3 * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
Kojto 110:165afa46840b 4 * @version V4.10
Kojto 110:165afa46840b 5 * @date 18. March 2015
bogdanm 88:9327015d4013 6 *
bogdanm 88:9327015d4013 7 * @note
bogdanm 88:9327015d4013 8 *
bogdanm 88:9327015d4013 9 ******************************************************************************/
Kojto 110:165afa46840b 10 /* Copyright (c) 2009 - 2015 ARM LIMITED
bogdanm 88:9327015d4013 11
bogdanm 88:9327015d4013 12 All rights reserved.
bogdanm 88:9327015d4013 13 Redistribution and use in source and binary forms, with or without
bogdanm 88:9327015d4013 14 modification, are permitted provided that the following conditions are met:
bogdanm 88:9327015d4013 15 - Redistributions of source code must retain the above copyright
bogdanm 88:9327015d4013 16 notice, this list of conditions and the following disclaimer.
bogdanm 88:9327015d4013 17 - Redistributions in binary form must reproduce the above copyright
bogdanm 88:9327015d4013 18 notice, this list of conditions and the following disclaimer in the
bogdanm 88:9327015d4013 19 documentation and/or other materials provided with the distribution.
bogdanm 88:9327015d4013 20 - Neither the name of ARM nor the names of its contributors may be used
bogdanm 88:9327015d4013 21 to endorse or promote products derived from this software without
bogdanm 88:9327015d4013 22 specific prior written permission.
bogdanm 88:9327015d4013 23 *
bogdanm 88:9327015d4013 24 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm 88:9327015d4013 25 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm 88:9327015d4013 26 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
bogdanm 88:9327015d4013 27 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
bogdanm 88:9327015d4013 28 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
bogdanm 88:9327015d4013 29 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
bogdanm 88:9327015d4013 30 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
bogdanm 88:9327015d4013 31 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
bogdanm 88:9327015d4013 32 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
bogdanm 88:9327015d4013 33 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
bogdanm 88:9327015d4013 34 POSSIBILITY OF SUCH DAMAGE.
bogdanm 88:9327015d4013 35 ---------------------------------------------------------------------------*/
bogdanm 88:9327015d4013 36
bogdanm 88:9327015d4013 37
bogdanm 88:9327015d4013 38 #if defined ( __ICCARM__ )
bogdanm 88:9327015d4013 39 #pragma system_include /* treat file as system include file for MISRA check */
bogdanm 88:9327015d4013 40 #endif
bogdanm 88:9327015d4013 41
Kojto 110:165afa46840b 42 #ifndef __CORE_CM0PLUS_H_GENERIC
Kojto 110:165afa46840b 43 #define __CORE_CM0PLUS_H_GENERIC
Kojto 110:165afa46840b 44
bogdanm 88:9327015d4013 45 #ifdef __cplusplus
bogdanm 88:9327015d4013 46 extern "C" {
bogdanm 88:9327015d4013 47 #endif
bogdanm 88:9327015d4013 48
bogdanm 88:9327015d4013 49 /** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
bogdanm 88:9327015d4013 50 CMSIS violates the following MISRA-C:2004 rules:
bogdanm 88:9327015d4013 51
bogdanm 88:9327015d4013 52 \li Required Rule 8.5, object/function definition in header file.<br>
bogdanm 88:9327015d4013 53 Function definitions in header files are used to allow 'inlining'.
bogdanm 88:9327015d4013 54
bogdanm 88:9327015d4013 55 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
bogdanm 88:9327015d4013 56 Unions are used for effective representation of core registers.
bogdanm 88:9327015d4013 57
bogdanm 88:9327015d4013 58 \li Advisory Rule 19.7, Function-like macro defined.<br>
bogdanm 88:9327015d4013 59 Function-like macros are used to allow more efficient code.
bogdanm 88:9327015d4013 60 */
bogdanm 88:9327015d4013 61
bogdanm 88:9327015d4013 62
bogdanm 88:9327015d4013 63 /*******************************************************************************
bogdanm 88:9327015d4013 64 * CMSIS definitions
bogdanm 88:9327015d4013 65 ******************************************************************************/
bogdanm 88:9327015d4013 66 /** \ingroup Cortex-M0+
bogdanm 88:9327015d4013 67 @{
bogdanm 88:9327015d4013 68 */
bogdanm 88:9327015d4013 69
bogdanm 88:9327015d4013 70 /* CMSIS CM0P definitions */
Kojto 110:165afa46840b 71 #define __CM0PLUS_CMSIS_VERSION_MAIN (0x04) /*!< [31:16] CMSIS HAL main version */
Kojto 110:165afa46840b 72 #define __CM0PLUS_CMSIS_VERSION_SUB (0x00) /*!< [15:0] CMSIS HAL sub version */
bogdanm 88:9327015d4013 73 #define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16) | \
bogdanm 88:9327015d4013 74 __CM0PLUS_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */
bogdanm 88:9327015d4013 75
bogdanm 88:9327015d4013 76 #define __CORTEX_M (0x00) /*!< Cortex-M Core */
bogdanm 88:9327015d4013 77
bogdanm 88:9327015d4013 78
bogdanm 88:9327015d4013 79 #if defined ( __CC_ARM )
bogdanm 88:9327015d4013 80 #define __ASM __asm /*!< asm keyword for ARM Compiler */
bogdanm 88:9327015d4013 81 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
bogdanm 88:9327015d4013 82 #define __STATIC_INLINE static __inline
bogdanm 88:9327015d4013 83
Kojto 110:165afa46840b 84 #elif defined ( __GNUC__ )
Kojto 110:165afa46840b 85 #define __ASM __asm /*!< asm keyword for GNU Compiler */
Kojto 110:165afa46840b 86 #define __INLINE inline /*!< inline keyword for GNU Compiler */
Kojto 110:165afa46840b 87 #define __STATIC_INLINE static inline
Kojto 110:165afa46840b 88
bogdanm 88:9327015d4013 89 #elif defined ( __ICCARM__ )
bogdanm 88:9327015d4013 90 #define __ASM __asm /*!< asm keyword for IAR Compiler */
bogdanm 88:9327015d4013 91 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
bogdanm 88:9327015d4013 92 #define __STATIC_INLINE static inline
bogdanm 88:9327015d4013 93
Kojto 110:165afa46840b 94 #elif defined ( __TMS470__ )
Kojto 110:165afa46840b 95 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
bogdanm 88:9327015d4013 96 #define __STATIC_INLINE static inline
bogdanm 88:9327015d4013 97
bogdanm 88:9327015d4013 98 #elif defined ( __TASKING__ )
bogdanm 88:9327015d4013 99 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
bogdanm 88:9327015d4013 100 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
bogdanm 88:9327015d4013 101 #define __STATIC_INLINE static inline
bogdanm 88:9327015d4013 102
Kojto 110:165afa46840b 103 #elif defined ( __CSMC__ )
Kojto 110:165afa46840b 104 #define __packed
Kojto 110:165afa46840b 105 #define __ASM _asm /*!< asm keyword for COSMIC Compiler */
Kojto 110:165afa46840b 106 #define __INLINE inline /*use -pc99 on compile line !< inline keyword for COSMIC Compiler */
Kojto 110:165afa46840b 107 #define __STATIC_INLINE static inline
Kojto 110:165afa46840b 108
bogdanm 88:9327015d4013 109 #endif
bogdanm 88:9327015d4013 110
Kojto 110:165afa46840b 111 /** __FPU_USED indicates whether an FPU is used or not.
Kojto 110:165afa46840b 112 This core does not support an FPU at all
bogdanm 88:9327015d4013 113 */
bogdanm 88:9327015d4013 114 #define __FPU_USED 0
bogdanm 88:9327015d4013 115
bogdanm 88:9327015d4013 116 #if defined ( __CC_ARM )
bogdanm 88:9327015d4013 117 #if defined __TARGET_FPU_VFP
bogdanm 88:9327015d4013 118 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 88:9327015d4013 119 #endif
bogdanm 88:9327015d4013 120
Kojto 110:165afa46840b 121 #elif defined ( __GNUC__ )
Kojto 110:165afa46840b 122 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
Kojto 110:165afa46840b 123 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 110:165afa46840b 124 #endif
Kojto 110:165afa46840b 125
bogdanm 88:9327015d4013 126 #elif defined ( __ICCARM__ )
bogdanm 88:9327015d4013 127 #if defined __ARMVFP__
bogdanm 88:9327015d4013 128 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 88:9327015d4013 129 #endif
bogdanm 88:9327015d4013 130
Kojto 110:165afa46840b 131 #elif defined ( __TMS470__ )
Kojto 110:165afa46840b 132 #if defined __TI__VFP_SUPPORT____
bogdanm 88:9327015d4013 133 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 88:9327015d4013 134 #endif
bogdanm 88:9327015d4013 135
bogdanm 88:9327015d4013 136 #elif defined ( __TASKING__ )
bogdanm 88:9327015d4013 137 #if defined __FPU_VFP__
bogdanm 88:9327015d4013 138 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm 88:9327015d4013 139 #endif
Kojto 110:165afa46840b 140
Kojto 110:165afa46840b 141 #elif defined ( __CSMC__ ) /* Cosmic */
Kojto 110:165afa46840b 142 #if ( __CSMC__ & 0x400) // FPU present for parser
Kojto 110:165afa46840b 143 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
Kojto 110:165afa46840b 144 #endif
bogdanm 88:9327015d4013 145 #endif
bogdanm 88:9327015d4013 146
bogdanm 88:9327015d4013 147 #include <stdint.h> /* standard types definitions */
bogdanm 88:9327015d4013 148 #include <core_cmInstr.h> /* Core Instruction Access */
bogdanm 88:9327015d4013 149 #include <core_cmFunc.h> /* Core Function Access */
bogdanm 88:9327015d4013 150
Kojto 110:165afa46840b 151 #ifdef __cplusplus
Kojto 110:165afa46840b 152 }
Kojto 110:165afa46840b 153 #endif
Kojto 110:165afa46840b 154
bogdanm 88:9327015d4013 155 #endif /* __CORE_CM0PLUS_H_GENERIC */
bogdanm 88:9327015d4013 156
bogdanm 88:9327015d4013 157 #ifndef __CMSIS_GENERIC
bogdanm 88:9327015d4013 158
bogdanm 88:9327015d4013 159 #ifndef __CORE_CM0PLUS_H_DEPENDANT
bogdanm 88:9327015d4013 160 #define __CORE_CM0PLUS_H_DEPENDANT
bogdanm 88:9327015d4013 161
Kojto 110:165afa46840b 162 #ifdef __cplusplus
Kojto 110:165afa46840b 163 extern "C" {
Kojto 110:165afa46840b 164 #endif
Kojto 110:165afa46840b 165
bogdanm 88:9327015d4013 166 /* check device defines and use defaults */
bogdanm 88:9327015d4013 167 #if defined __CHECK_DEVICE_DEFINES
bogdanm 88:9327015d4013 168 #ifndef __CM0PLUS_REV
bogdanm 88:9327015d4013 169 #define __CM0PLUS_REV 0x0000
bogdanm 88:9327015d4013 170 #warning "__CM0PLUS_REV not defined in device header file; using default!"
bogdanm 88:9327015d4013 171 #endif
bogdanm 88:9327015d4013 172
bogdanm 88:9327015d4013 173 #ifndef __MPU_PRESENT
bogdanm 88:9327015d4013 174 #define __MPU_PRESENT 0
bogdanm 88:9327015d4013 175 #warning "__MPU_PRESENT not defined in device header file; using default!"
bogdanm 88:9327015d4013 176 #endif
bogdanm 88:9327015d4013 177
bogdanm 88:9327015d4013 178 #ifndef __VTOR_PRESENT
bogdanm 88:9327015d4013 179 #define __VTOR_PRESENT 0
bogdanm 88:9327015d4013 180 #warning "__VTOR_PRESENT not defined in device header file; using default!"
bogdanm 88:9327015d4013 181 #endif
bogdanm 88:9327015d4013 182
bogdanm 88:9327015d4013 183 #ifndef __NVIC_PRIO_BITS
bogdanm 88:9327015d4013 184 #define __NVIC_PRIO_BITS 2
bogdanm 88:9327015d4013 185 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
bogdanm 88:9327015d4013 186 #endif
bogdanm 88:9327015d4013 187
bogdanm 88:9327015d4013 188 #ifndef __Vendor_SysTickConfig
bogdanm 88:9327015d4013 189 #define __Vendor_SysTickConfig 0
bogdanm 88:9327015d4013 190 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
bogdanm 88:9327015d4013 191 #endif
bogdanm 88:9327015d4013 192 #endif
bogdanm 88:9327015d4013 193
bogdanm 88:9327015d4013 194 /* IO definitions (access restrictions to peripheral registers) */
bogdanm 88:9327015d4013 195 /**
bogdanm 88:9327015d4013 196 \defgroup CMSIS_glob_defs CMSIS Global Defines
bogdanm 88:9327015d4013 197
bogdanm 88:9327015d4013 198 <strong>IO Type Qualifiers</strong> are used
bogdanm 88:9327015d4013 199 \li to specify the access to peripheral variables.
bogdanm 88:9327015d4013 200 \li for automatic generation of peripheral register debug information.
bogdanm 88:9327015d4013 201 */
bogdanm 88:9327015d4013 202 #ifdef __cplusplus
bogdanm 88:9327015d4013 203 #define __I volatile /*!< Defines 'read only' permissions */
bogdanm 88:9327015d4013 204 #else
bogdanm 88:9327015d4013 205 #define __I volatile const /*!< Defines 'read only' permissions */
bogdanm 88:9327015d4013 206 #endif
bogdanm 88:9327015d4013 207 #define __O volatile /*!< Defines 'write only' permissions */
bogdanm 88:9327015d4013 208 #define __IO volatile /*!< Defines 'read / write' permissions */
bogdanm 88:9327015d4013 209
<> 128:9bcdf88f62b0 210 #ifdef __cplusplus
<> 128:9bcdf88f62b0 211 #define __IM volatile /*!< Defines 'read only' permissions */
<> 128:9bcdf88f62b0 212 #else
<> 128:9bcdf88f62b0 213 #define __IM volatile const /*!< Defines 'read only' permissions */
<> 128:9bcdf88f62b0 214 #endif
<> 128:9bcdf88f62b0 215 #define __OM volatile /*!< Defines 'write only' permissions */
<> 128:9bcdf88f62b0 216 #define __IOM volatile /*!< Defines 'read / write' permissions */
<> 128:9bcdf88f62b0 217
bogdanm 88:9327015d4013 218 /*@} end of group Cortex-M0+ */
bogdanm 88:9327015d4013 219
bogdanm 88:9327015d4013 220
bogdanm 88:9327015d4013 221
bogdanm 88:9327015d4013 222 /*******************************************************************************
bogdanm 88:9327015d4013 223 * Register Abstraction
bogdanm 88:9327015d4013 224 Core Register contain:
bogdanm 88:9327015d4013 225 - Core Register
bogdanm 88:9327015d4013 226 - Core NVIC Register
bogdanm 88:9327015d4013 227 - Core SCB Register
bogdanm 88:9327015d4013 228 - Core SysTick Register
bogdanm 88:9327015d4013 229 - Core MPU Register
bogdanm 88:9327015d4013 230 ******************************************************************************/
bogdanm 88:9327015d4013 231 /** \defgroup CMSIS_core_register Defines and Type Definitions
bogdanm 88:9327015d4013 232 \brief Type definitions and defines for Cortex-M processor based devices.
bogdanm 88:9327015d4013 233 */
bogdanm 88:9327015d4013 234
bogdanm 88:9327015d4013 235 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 236 \defgroup CMSIS_CORE Status and Control Registers
bogdanm 88:9327015d4013 237 \brief Core Register type definitions.
bogdanm 88:9327015d4013 238 @{
bogdanm 88:9327015d4013 239 */
bogdanm 88:9327015d4013 240
bogdanm 88:9327015d4013 241 /** \brief Union type to access the Application Program Status Register (APSR).
bogdanm 88:9327015d4013 242 */
bogdanm 88:9327015d4013 243 typedef union
bogdanm 88:9327015d4013 244 {
bogdanm 88:9327015d4013 245 struct
bogdanm 88:9327015d4013 246 {
Kojto 110:165afa46840b 247 uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
bogdanm 88:9327015d4013 248 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
bogdanm 88:9327015d4013 249 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
bogdanm 88:9327015d4013 250 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
bogdanm 88:9327015d4013 251 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
bogdanm 88:9327015d4013 252 } b; /*!< Structure used for bit access */
bogdanm 88:9327015d4013 253 uint32_t w; /*!< Type used for word access */
bogdanm 88:9327015d4013 254 } APSR_Type;
bogdanm 88:9327015d4013 255
Kojto 110:165afa46840b 256 /* APSR Register Definitions */
Kojto 110:165afa46840b 257 #define APSR_N_Pos 31 /*!< APSR: N Position */
Kojto 110:165afa46840b 258 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
Kojto 110:165afa46840b 259
Kojto 110:165afa46840b 260 #define APSR_Z_Pos 30 /*!< APSR: Z Position */
Kojto 110:165afa46840b 261 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
Kojto 110:165afa46840b 262
Kojto 110:165afa46840b 263 #define APSR_C_Pos 29 /*!< APSR: C Position */
Kojto 110:165afa46840b 264 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
Kojto 110:165afa46840b 265
Kojto 110:165afa46840b 266 #define APSR_V_Pos 28 /*!< APSR: V Position */
Kojto 110:165afa46840b 267 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
Kojto 110:165afa46840b 268
bogdanm 88:9327015d4013 269
bogdanm 88:9327015d4013 270 /** \brief Union type to access the Interrupt Program Status Register (IPSR).
bogdanm 88:9327015d4013 271 */
bogdanm 88:9327015d4013 272 typedef union
bogdanm 88:9327015d4013 273 {
bogdanm 88:9327015d4013 274 struct
bogdanm 88:9327015d4013 275 {
bogdanm 88:9327015d4013 276 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
bogdanm 88:9327015d4013 277 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
bogdanm 88:9327015d4013 278 } b; /*!< Structure used for bit access */
bogdanm 88:9327015d4013 279 uint32_t w; /*!< Type used for word access */
bogdanm 88:9327015d4013 280 } IPSR_Type;
bogdanm 88:9327015d4013 281
Kojto 110:165afa46840b 282 /* IPSR Register Definitions */
Kojto 110:165afa46840b 283 #define IPSR_ISR_Pos 0 /*!< IPSR: ISR Position */
Kojto 110:165afa46840b 284 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
Kojto 110:165afa46840b 285
bogdanm 88:9327015d4013 286
bogdanm 88:9327015d4013 287 /** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
bogdanm 88:9327015d4013 288 */
bogdanm 88:9327015d4013 289 typedef union
bogdanm 88:9327015d4013 290 {
bogdanm 88:9327015d4013 291 struct
bogdanm 88:9327015d4013 292 {
bogdanm 88:9327015d4013 293 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
bogdanm 88:9327015d4013 294 uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
bogdanm 88:9327015d4013 295 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
Kojto 110:165afa46840b 296 uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
bogdanm 88:9327015d4013 297 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
bogdanm 88:9327015d4013 298 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
bogdanm 88:9327015d4013 299 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
bogdanm 88:9327015d4013 300 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
bogdanm 88:9327015d4013 301 } b; /*!< Structure used for bit access */
bogdanm 88:9327015d4013 302 uint32_t w; /*!< Type used for word access */
bogdanm 88:9327015d4013 303 } xPSR_Type;
bogdanm 88:9327015d4013 304
Kojto 110:165afa46840b 305 /* xPSR Register Definitions */
Kojto 110:165afa46840b 306 #define xPSR_N_Pos 31 /*!< xPSR: N Position */
Kojto 110:165afa46840b 307 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
Kojto 110:165afa46840b 308
Kojto 110:165afa46840b 309 #define xPSR_Z_Pos 30 /*!< xPSR: Z Position */
Kojto 110:165afa46840b 310 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
Kojto 110:165afa46840b 311
Kojto 110:165afa46840b 312 #define xPSR_C_Pos 29 /*!< xPSR: C Position */
Kojto 110:165afa46840b 313 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
Kojto 110:165afa46840b 314
Kojto 110:165afa46840b 315 #define xPSR_V_Pos 28 /*!< xPSR: V Position */
Kojto 110:165afa46840b 316 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
Kojto 110:165afa46840b 317
Kojto 110:165afa46840b 318 #define xPSR_T_Pos 24 /*!< xPSR: T Position */
Kojto 110:165afa46840b 319 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
Kojto 110:165afa46840b 320
Kojto 110:165afa46840b 321 #define xPSR_ISR_Pos 0 /*!< xPSR: ISR Position */
Kojto 110:165afa46840b 322 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
Kojto 110:165afa46840b 323
bogdanm 88:9327015d4013 324
bogdanm 88:9327015d4013 325 /** \brief Union type to access the Control Registers (CONTROL).
bogdanm 88:9327015d4013 326 */
bogdanm 88:9327015d4013 327 typedef union
bogdanm 88:9327015d4013 328 {
bogdanm 88:9327015d4013 329 struct
bogdanm 88:9327015d4013 330 {
bogdanm 88:9327015d4013 331 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
bogdanm 88:9327015d4013 332 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
Kojto 110:165afa46840b 333 uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
bogdanm 88:9327015d4013 334 } b; /*!< Structure used for bit access */
bogdanm 88:9327015d4013 335 uint32_t w; /*!< Type used for word access */
bogdanm 88:9327015d4013 336 } CONTROL_Type;
bogdanm 88:9327015d4013 337
Kojto 110:165afa46840b 338 /* CONTROL Register Definitions */
Kojto 110:165afa46840b 339 #define CONTROL_SPSEL_Pos 1 /*!< CONTROL: SPSEL Position */
Kojto 110:165afa46840b 340 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
Kojto 110:165afa46840b 341
Kojto 110:165afa46840b 342 #define CONTROL_nPRIV_Pos 0 /*!< CONTROL: nPRIV Position */
Kojto 110:165afa46840b 343 #define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */
Kojto 110:165afa46840b 344
bogdanm 88:9327015d4013 345 /*@} end of group CMSIS_CORE */
bogdanm 88:9327015d4013 346
bogdanm 88:9327015d4013 347
bogdanm 88:9327015d4013 348 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 349 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
bogdanm 88:9327015d4013 350 \brief Type definitions for the NVIC Registers
bogdanm 88:9327015d4013 351 @{
bogdanm 88:9327015d4013 352 */
bogdanm 88:9327015d4013 353
bogdanm 88:9327015d4013 354 /** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
bogdanm 88:9327015d4013 355 */
bogdanm 88:9327015d4013 356 typedef struct
bogdanm 88:9327015d4013 357 {
bogdanm 88:9327015d4013 358 __IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
bogdanm 88:9327015d4013 359 uint32_t RESERVED0[31];
bogdanm 88:9327015d4013 360 __IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
bogdanm 88:9327015d4013 361 uint32_t RSERVED1[31];
bogdanm 88:9327015d4013 362 __IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
bogdanm 88:9327015d4013 363 uint32_t RESERVED2[31];
bogdanm 88:9327015d4013 364 __IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
bogdanm 88:9327015d4013 365 uint32_t RESERVED3[31];
bogdanm 88:9327015d4013 366 uint32_t RESERVED4[64];
bogdanm 88:9327015d4013 367 __IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
bogdanm 88:9327015d4013 368 } NVIC_Type;
bogdanm 88:9327015d4013 369
bogdanm 88:9327015d4013 370 /*@} end of group CMSIS_NVIC */
bogdanm 88:9327015d4013 371
bogdanm 88:9327015d4013 372
bogdanm 88:9327015d4013 373 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 374 \defgroup CMSIS_SCB System Control Block (SCB)
bogdanm 88:9327015d4013 375 \brief Type definitions for the System Control Block Registers
bogdanm 88:9327015d4013 376 @{
bogdanm 88:9327015d4013 377 */
bogdanm 88:9327015d4013 378
bogdanm 88:9327015d4013 379 /** \brief Structure type to access the System Control Block (SCB).
bogdanm 88:9327015d4013 380 */
bogdanm 88:9327015d4013 381 typedef struct
bogdanm 88:9327015d4013 382 {
bogdanm 88:9327015d4013 383 __I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
bogdanm 88:9327015d4013 384 __IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
bogdanm 88:9327015d4013 385 #if (__VTOR_PRESENT == 1)
bogdanm 88:9327015d4013 386 __IO uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
bogdanm 88:9327015d4013 387 #else
bogdanm 88:9327015d4013 388 uint32_t RESERVED0;
bogdanm 88:9327015d4013 389 #endif
bogdanm 88:9327015d4013 390 __IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
bogdanm 88:9327015d4013 391 __IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
bogdanm 88:9327015d4013 392 __IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
bogdanm 88:9327015d4013 393 uint32_t RESERVED1;
bogdanm 88:9327015d4013 394 __IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
bogdanm 88:9327015d4013 395 __IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
bogdanm 88:9327015d4013 396 } SCB_Type;
bogdanm 88:9327015d4013 397
bogdanm 88:9327015d4013 398 /* SCB CPUID Register Definitions */
bogdanm 88:9327015d4013 399 #define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
bogdanm 88:9327015d4013 400 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
bogdanm 88:9327015d4013 401
bogdanm 88:9327015d4013 402 #define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
bogdanm 88:9327015d4013 403 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
bogdanm 88:9327015d4013 404
bogdanm 88:9327015d4013 405 #define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
bogdanm 88:9327015d4013 406 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
bogdanm 88:9327015d4013 407
bogdanm 88:9327015d4013 408 #define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
bogdanm 88:9327015d4013 409 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
bogdanm 88:9327015d4013 410
bogdanm 88:9327015d4013 411 #define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
Kojto 110:165afa46840b 412 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
bogdanm 88:9327015d4013 413
bogdanm 88:9327015d4013 414 /* SCB Interrupt Control State Register Definitions */
bogdanm 88:9327015d4013 415 #define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
bogdanm 88:9327015d4013 416 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
bogdanm 88:9327015d4013 417
bogdanm 88:9327015d4013 418 #define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
bogdanm 88:9327015d4013 419 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
bogdanm 88:9327015d4013 420
bogdanm 88:9327015d4013 421 #define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
bogdanm 88:9327015d4013 422 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
bogdanm 88:9327015d4013 423
bogdanm 88:9327015d4013 424 #define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
bogdanm 88:9327015d4013 425 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
bogdanm 88:9327015d4013 426
bogdanm 88:9327015d4013 427 #define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
bogdanm 88:9327015d4013 428 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
bogdanm 88:9327015d4013 429
bogdanm 88:9327015d4013 430 #define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
bogdanm 88:9327015d4013 431 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
bogdanm 88:9327015d4013 432
bogdanm 88:9327015d4013 433 #define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
bogdanm 88:9327015d4013 434 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
bogdanm 88:9327015d4013 435
bogdanm 88:9327015d4013 436 #define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
bogdanm 88:9327015d4013 437 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
bogdanm 88:9327015d4013 438
bogdanm 88:9327015d4013 439 #define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
Kojto 110:165afa46840b 440 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
bogdanm 88:9327015d4013 441
bogdanm 88:9327015d4013 442 #if (__VTOR_PRESENT == 1)
bogdanm 88:9327015d4013 443 /* SCB Interrupt Control State Register Definitions */
bogdanm 88:9327015d4013 444 #define SCB_VTOR_TBLOFF_Pos 8 /*!< SCB VTOR: TBLOFF Position */
bogdanm 88:9327015d4013 445 #define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
bogdanm 88:9327015d4013 446 #endif
bogdanm 88:9327015d4013 447
bogdanm 88:9327015d4013 448 /* SCB Application Interrupt and Reset Control Register Definitions */
bogdanm 88:9327015d4013 449 #define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
bogdanm 88:9327015d4013 450 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
bogdanm 88:9327015d4013 451
bogdanm 88:9327015d4013 452 #define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
bogdanm 88:9327015d4013 453 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
bogdanm 88:9327015d4013 454
bogdanm 88:9327015d4013 455 #define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
bogdanm 88:9327015d4013 456 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
bogdanm 88:9327015d4013 457
bogdanm 88:9327015d4013 458 #define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
bogdanm 88:9327015d4013 459 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
bogdanm 88:9327015d4013 460
bogdanm 88:9327015d4013 461 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
bogdanm 88:9327015d4013 462 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
bogdanm 88:9327015d4013 463
bogdanm 88:9327015d4013 464 /* SCB System Control Register Definitions */
bogdanm 88:9327015d4013 465 #define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
bogdanm 88:9327015d4013 466 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
bogdanm 88:9327015d4013 467
bogdanm 88:9327015d4013 468 #define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
bogdanm 88:9327015d4013 469 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
bogdanm 88:9327015d4013 470
bogdanm 88:9327015d4013 471 #define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
bogdanm 88:9327015d4013 472 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
bogdanm 88:9327015d4013 473
bogdanm 88:9327015d4013 474 /* SCB Configuration Control Register Definitions */
bogdanm 88:9327015d4013 475 #define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
bogdanm 88:9327015d4013 476 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
bogdanm 88:9327015d4013 477
bogdanm 88:9327015d4013 478 #define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
bogdanm 88:9327015d4013 479 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
bogdanm 88:9327015d4013 480
bogdanm 88:9327015d4013 481 /* SCB System Handler Control and State Register Definitions */
bogdanm 88:9327015d4013 482 #define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
bogdanm 88:9327015d4013 483 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
bogdanm 88:9327015d4013 484
bogdanm 88:9327015d4013 485 /*@} end of group CMSIS_SCB */
bogdanm 88:9327015d4013 486
bogdanm 88:9327015d4013 487
bogdanm 88:9327015d4013 488 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 489 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
bogdanm 88:9327015d4013 490 \brief Type definitions for the System Timer Registers.
bogdanm 88:9327015d4013 491 @{
bogdanm 88:9327015d4013 492 */
bogdanm 88:9327015d4013 493
bogdanm 88:9327015d4013 494 /** \brief Structure type to access the System Timer (SysTick).
bogdanm 88:9327015d4013 495 */
bogdanm 88:9327015d4013 496 typedef struct
bogdanm 88:9327015d4013 497 {
bogdanm 88:9327015d4013 498 __IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
bogdanm 88:9327015d4013 499 __IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
bogdanm 88:9327015d4013 500 __IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
bogdanm 88:9327015d4013 501 __I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
bogdanm 88:9327015d4013 502 } SysTick_Type;
bogdanm 88:9327015d4013 503
bogdanm 88:9327015d4013 504 /* SysTick Control / Status Register Definitions */
bogdanm 88:9327015d4013 505 #define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
bogdanm 88:9327015d4013 506 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
bogdanm 88:9327015d4013 507
bogdanm 88:9327015d4013 508 #define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
bogdanm 88:9327015d4013 509 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
bogdanm 88:9327015d4013 510
bogdanm 88:9327015d4013 511 #define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
bogdanm 88:9327015d4013 512 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
bogdanm 88:9327015d4013 513
bogdanm 88:9327015d4013 514 #define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
Kojto 110:165afa46840b 515 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
bogdanm 88:9327015d4013 516
bogdanm 88:9327015d4013 517 /* SysTick Reload Register Definitions */
bogdanm 88:9327015d4013 518 #define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
Kojto 110:165afa46840b 519 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
bogdanm 88:9327015d4013 520
bogdanm 88:9327015d4013 521 /* SysTick Current Register Definitions */
bogdanm 88:9327015d4013 522 #define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
Kojto 110:165afa46840b 523 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
bogdanm 88:9327015d4013 524
bogdanm 88:9327015d4013 525 /* SysTick Calibration Register Definitions */
bogdanm 88:9327015d4013 526 #define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
bogdanm 88:9327015d4013 527 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
bogdanm 88:9327015d4013 528
bogdanm 88:9327015d4013 529 #define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
bogdanm 88:9327015d4013 530 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
bogdanm 88:9327015d4013 531
bogdanm 88:9327015d4013 532 #define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
Kojto 110:165afa46840b 533 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
bogdanm 88:9327015d4013 534
bogdanm 88:9327015d4013 535 /*@} end of group CMSIS_SysTick */
bogdanm 88:9327015d4013 536
bogdanm 88:9327015d4013 537 #if (__MPU_PRESENT == 1)
bogdanm 88:9327015d4013 538 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 539 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
bogdanm 88:9327015d4013 540 \brief Type definitions for the Memory Protection Unit (MPU)
bogdanm 88:9327015d4013 541 @{
bogdanm 88:9327015d4013 542 */
bogdanm 88:9327015d4013 543
bogdanm 88:9327015d4013 544 /** \brief Structure type to access the Memory Protection Unit (MPU).
bogdanm 88:9327015d4013 545 */
bogdanm 88:9327015d4013 546 typedef struct
bogdanm 88:9327015d4013 547 {
bogdanm 88:9327015d4013 548 __I uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
bogdanm 88:9327015d4013 549 __IO uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
bogdanm 88:9327015d4013 550 __IO uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
bogdanm 88:9327015d4013 551 __IO uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
bogdanm 88:9327015d4013 552 __IO uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
bogdanm 88:9327015d4013 553 } MPU_Type;
bogdanm 88:9327015d4013 554
bogdanm 88:9327015d4013 555 /* MPU Type Register */
bogdanm 88:9327015d4013 556 #define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */
bogdanm 88:9327015d4013 557 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
bogdanm 88:9327015d4013 558
bogdanm 88:9327015d4013 559 #define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */
bogdanm 88:9327015d4013 560 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
bogdanm 88:9327015d4013 561
bogdanm 88:9327015d4013 562 #define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */
Kojto 110:165afa46840b 563 #define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
bogdanm 88:9327015d4013 564
bogdanm 88:9327015d4013 565 /* MPU Control Register */
bogdanm 88:9327015d4013 566 #define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */
bogdanm 88:9327015d4013 567 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
bogdanm 88:9327015d4013 568
bogdanm 88:9327015d4013 569 #define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */
bogdanm 88:9327015d4013 570 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
bogdanm 88:9327015d4013 571
bogdanm 88:9327015d4013 572 #define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */
Kojto 110:165afa46840b 573 #define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */
bogdanm 88:9327015d4013 574
bogdanm 88:9327015d4013 575 /* MPU Region Number Register */
bogdanm 88:9327015d4013 576 #define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */
Kojto 110:165afa46840b 577 #define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */
bogdanm 88:9327015d4013 578
bogdanm 88:9327015d4013 579 /* MPU Region Base Address Register */
bogdanm 88:9327015d4013 580 #define MPU_RBAR_ADDR_Pos 8 /*!< MPU RBAR: ADDR Position */
bogdanm 88:9327015d4013 581 #define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
bogdanm 88:9327015d4013 582
bogdanm 88:9327015d4013 583 #define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */
bogdanm 88:9327015d4013 584 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
bogdanm 88:9327015d4013 585
bogdanm 88:9327015d4013 586 #define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */
Kojto 110:165afa46840b 587 #define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */
bogdanm 88:9327015d4013 588
bogdanm 88:9327015d4013 589 /* MPU Region Attribute and Size Register */
bogdanm 88:9327015d4013 590 #define MPU_RASR_ATTRS_Pos 16 /*!< MPU RASR: MPU Region Attribute field Position */
bogdanm 88:9327015d4013 591 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
bogdanm 88:9327015d4013 592
bogdanm 88:9327015d4013 593 #define MPU_RASR_XN_Pos 28 /*!< MPU RASR: ATTRS.XN Position */
bogdanm 88:9327015d4013 594 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
bogdanm 88:9327015d4013 595
bogdanm 88:9327015d4013 596 #define MPU_RASR_AP_Pos 24 /*!< MPU RASR: ATTRS.AP Position */
bogdanm 88:9327015d4013 597 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
bogdanm 88:9327015d4013 598
bogdanm 88:9327015d4013 599 #define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: ATTRS.TEX Position */
bogdanm 88:9327015d4013 600 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
bogdanm 88:9327015d4013 601
bogdanm 88:9327015d4013 602 #define MPU_RASR_S_Pos 18 /*!< MPU RASR: ATTRS.S Position */
bogdanm 88:9327015d4013 603 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
bogdanm 88:9327015d4013 604
bogdanm 88:9327015d4013 605 #define MPU_RASR_C_Pos 17 /*!< MPU RASR: ATTRS.C Position */
bogdanm 88:9327015d4013 606 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
bogdanm 88:9327015d4013 607
bogdanm 88:9327015d4013 608 #define MPU_RASR_B_Pos 16 /*!< MPU RASR: ATTRS.B Position */
bogdanm 88:9327015d4013 609 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
bogdanm 88:9327015d4013 610
bogdanm 88:9327015d4013 611 #define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */
bogdanm 88:9327015d4013 612 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
bogdanm 88:9327015d4013 613
bogdanm 88:9327015d4013 614 #define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */
bogdanm 88:9327015d4013 615 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
bogdanm 88:9327015d4013 616
bogdanm 88:9327015d4013 617 #define MPU_RASR_ENABLE_Pos 0 /*!< MPU RASR: Region enable bit Position */
Kojto 110:165afa46840b 618 #define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */
bogdanm 88:9327015d4013 619
bogdanm 88:9327015d4013 620 /*@} end of group CMSIS_MPU */
bogdanm 88:9327015d4013 621 #endif
bogdanm 88:9327015d4013 622
bogdanm 88:9327015d4013 623
bogdanm 88:9327015d4013 624 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 625 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
bogdanm 88:9327015d4013 626 \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR)
bogdanm 88:9327015d4013 627 are only accessible over DAP and not via processor. Therefore
bogdanm 88:9327015d4013 628 they are not covered by the Cortex-M0 header file.
bogdanm 88:9327015d4013 629 @{
bogdanm 88:9327015d4013 630 */
bogdanm 88:9327015d4013 631 /*@} end of group CMSIS_CoreDebug */
bogdanm 88:9327015d4013 632
bogdanm 88:9327015d4013 633
bogdanm 88:9327015d4013 634 /** \ingroup CMSIS_core_register
bogdanm 88:9327015d4013 635 \defgroup CMSIS_core_base Core Definitions
bogdanm 88:9327015d4013 636 \brief Definitions for base addresses, unions, and structures.
bogdanm 88:9327015d4013 637 @{
bogdanm 88:9327015d4013 638 */
bogdanm 88:9327015d4013 639
bogdanm 88:9327015d4013 640 /* Memory mapping of Cortex-M0+ Hardware */
bogdanm 88:9327015d4013 641 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
bogdanm 88:9327015d4013 642 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
bogdanm 88:9327015d4013 643 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
bogdanm 88:9327015d4013 644 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
bogdanm 88:9327015d4013 645
bogdanm 88:9327015d4013 646 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
bogdanm 88:9327015d4013 647 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
bogdanm 88:9327015d4013 648 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
bogdanm 88:9327015d4013 649
bogdanm 88:9327015d4013 650 #if (__MPU_PRESENT == 1)
bogdanm 88:9327015d4013 651 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
bogdanm 88:9327015d4013 652 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
bogdanm 88:9327015d4013 653 #endif
bogdanm 88:9327015d4013 654
bogdanm 88:9327015d4013 655 /*@} */
bogdanm 88:9327015d4013 656
bogdanm 88:9327015d4013 657
bogdanm 88:9327015d4013 658
bogdanm 88:9327015d4013 659 /*******************************************************************************
bogdanm 88:9327015d4013 660 * Hardware Abstraction Layer
bogdanm 88:9327015d4013 661 Core Function Interface contains:
bogdanm 88:9327015d4013 662 - Core NVIC Functions
bogdanm 88:9327015d4013 663 - Core SysTick Functions
bogdanm 88:9327015d4013 664 - Core Register Access Functions
bogdanm 88:9327015d4013 665 ******************************************************************************/
bogdanm 88:9327015d4013 666 /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
bogdanm 88:9327015d4013 667 */
bogdanm 88:9327015d4013 668
bogdanm 88:9327015d4013 669
bogdanm 88:9327015d4013 670
bogdanm 88:9327015d4013 671 /* ########################## NVIC functions #################################### */
bogdanm 88:9327015d4013 672 /** \ingroup CMSIS_Core_FunctionInterface
bogdanm 88:9327015d4013 673 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
bogdanm 88:9327015d4013 674 \brief Functions that manage interrupts and exceptions via the NVIC.
bogdanm 88:9327015d4013 675 @{
bogdanm 88:9327015d4013 676 */
bogdanm 88:9327015d4013 677
bogdanm 88:9327015d4013 678 /* Interrupt Priorities are WORD accessible only under ARMv6M */
bogdanm 88:9327015d4013 679 /* The following MACROS handle generation of the register offset and byte masks */
Kojto 110:165afa46840b 680 #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
Kojto 110:165afa46840b 681 #define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
Kojto 110:165afa46840b 682 #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
bogdanm 88:9327015d4013 683
bogdanm 88:9327015d4013 684
bogdanm 88:9327015d4013 685 /** \brief Enable External Interrupt
bogdanm 88:9327015d4013 686
bogdanm 88:9327015d4013 687 The function enables a device-specific interrupt in the NVIC interrupt controller.
bogdanm 88:9327015d4013 688
bogdanm 88:9327015d4013 689 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 88:9327015d4013 690 */
bogdanm 88:9327015d4013 691 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
bogdanm 88:9327015d4013 692 {
Kojto 110:165afa46840b 693 NVIC->ISER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
bogdanm 88:9327015d4013 694 }
bogdanm 88:9327015d4013 695
bogdanm 88:9327015d4013 696
bogdanm 88:9327015d4013 697 /** \brief Disable External Interrupt
bogdanm 88:9327015d4013 698
bogdanm 88:9327015d4013 699 The function disables a device-specific interrupt in the NVIC interrupt controller.
bogdanm 88:9327015d4013 700
bogdanm 88:9327015d4013 701 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 88:9327015d4013 702 */
bogdanm 88:9327015d4013 703 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
bogdanm 88:9327015d4013 704 {
Kojto 110:165afa46840b 705 NVIC->ICER[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
<> 131:faff56e089b2 706 __DSB();
<> 131:faff56e089b2 707 __ISB();
bogdanm 88:9327015d4013 708 }
bogdanm 88:9327015d4013 709
bogdanm 88:9327015d4013 710
bogdanm 88:9327015d4013 711 /** \brief Get Pending Interrupt
bogdanm 88:9327015d4013 712
bogdanm 88:9327015d4013 713 The function reads the pending register in the NVIC and returns the pending bit
bogdanm 88:9327015d4013 714 for the specified interrupt.
bogdanm 88:9327015d4013 715
bogdanm 88:9327015d4013 716 \param [in] IRQn Interrupt number.
bogdanm 88:9327015d4013 717
bogdanm 88:9327015d4013 718 \return 0 Interrupt status is not pending.
bogdanm 88:9327015d4013 719 \return 1 Interrupt status is pending.
bogdanm 88:9327015d4013 720 */
bogdanm 88:9327015d4013 721 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
bogdanm 88:9327015d4013 722 {
Kojto 110:165afa46840b 723 return((uint32_t)(((NVIC->ISPR[0] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
bogdanm 88:9327015d4013 724 }
bogdanm 88:9327015d4013 725
bogdanm 88:9327015d4013 726
bogdanm 88:9327015d4013 727 /** \brief Set Pending Interrupt
bogdanm 88:9327015d4013 728
bogdanm 88:9327015d4013 729 The function sets the pending bit of an external interrupt.
bogdanm 88:9327015d4013 730
bogdanm 88:9327015d4013 731 \param [in] IRQn Interrupt number. Value cannot be negative.
bogdanm 88:9327015d4013 732 */
bogdanm 88:9327015d4013 733 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
bogdanm 88:9327015d4013 734 {
Kojto 110:165afa46840b 735 NVIC->ISPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
bogdanm 88:9327015d4013 736 }
bogdanm 88:9327015d4013 737
bogdanm 88:9327015d4013 738
bogdanm 88:9327015d4013 739 /** \brief Clear Pending Interrupt
bogdanm 88:9327015d4013 740
bogdanm 88:9327015d4013 741 The function clears the pending bit of an external interrupt.
bogdanm 88:9327015d4013 742
bogdanm 88:9327015d4013 743 \param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm 88:9327015d4013 744 */
bogdanm 88:9327015d4013 745 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
bogdanm 88:9327015d4013 746 {
Kojto 110:165afa46840b 747 NVIC->ICPR[0] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
bogdanm 88:9327015d4013 748 }
bogdanm 88:9327015d4013 749
bogdanm 88:9327015d4013 750
bogdanm 88:9327015d4013 751 /** \brief Set Interrupt Priority
bogdanm 88:9327015d4013 752
bogdanm 88:9327015d4013 753 The function sets the priority of an interrupt.
bogdanm 88:9327015d4013 754
bogdanm 88:9327015d4013 755 \note The priority cannot be set for every core interrupt.
bogdanm 88:9327015d4013 756
bogdanm 88:9327015d4013 757 \param [in] IRQn Interrupt number.
bogdanm 88:9327015d4013 758 \param [in] priority Priority to set.
bogdanm 88:9327015d4013 759 */
bogdanm 88:9327015d4013 760 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
bogdanm 88:9327015d4013 761 {
Kojto 110:165afa46840b 762 if((int32_t)(IRQn) < 0) {
Kojto 110:165afa46840b 763 SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
Kojto 110:165afa46840b 764 (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
Kojto 110:165afa46840b 765 }
bogdanm 88:9327015d4013 766 else {
Kojto 110:165afa46840b 767 NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
Kojto 110:165afa46840b 768 (((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
Kojto 110:165afa46840b 769 }
bogdanm 88:9327015d4013 770 }
bogdanm 88:9327015d4013 771
bogdanm 88:9327015d4013 772
bogdanm 88:9327015d4013 773 /** \brief Get Interrupt Priority
bogdanm 88:9327015d4013 774
bogdanm 88:9327015d4013 775 The function reads the priority of an interrupt. The interrupt
bogdanm 88:9327015d4013 776 number can be positive to specify an external (device specific)
bogdanm 88:9327015d4013 777 interrupt, or negative to specify an internal (core) interrupt.
bogdanm 88:9327015d4013 778
bogdanm 88:9327015d4013 779
bogdanm 88:9327015d4013 780 \param [in] IRQn Interrupt number.
bogdanm 88:9327015d4013 781 \return Interrupt Priority. Value is aligned automatically to the implemented
bogdanm 88:9327015d4013 782 priority bits of the microcontroller.
bogdanm 88:9327015d4013 783 */
bogdanm 88:9327015d4013 784 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
bogdanm 88:9327015d4013 785 {
bogdanm 88:9327015d4013 786
Kojto 110:165afa46840b 787 if((int32_t)(IRQn) < 0) {
Kojto 110:165afa46840b 788 return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
Kojto 110:165afa46840b 789 }
bogdanm 88:9327015d4013 790 else {
Kojto 110:165afa46840b 791 return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8 - __NVIC_PRIO_BITS)));
Kojto 110:165afa46840b 792 }
bogdanm 88:9327015d4013 793 }
bogdanm 88:9327015d4013 794
bogdanm 88:9327015d4013 795
bogdanm 88:9327015d4013 796 /** \brief System Reset
bogdanm 88:9327015d4013 797
bogdanm 88:9327015d4013 798 The function initiates a system reset request to reset the MCU.
bogdanm 88:9327015d4013 799 */
bogdanm 88:9327015d4013 800 __STATIC_INLINE void NVIC_SystemReset(void)
bogdanm 88:9327015d4013 801 {
bogdanm 88:9327015d4013 802 __DSB(); /* Ensure all outstanding memory accesses included
bogdanm 88:9327015d4013 803 buffered write are completed before reset */
Kojto 110:165afa46840b 804 SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
bogdanm 88:9327015d4013 805 SCB_AIRCR_SYSRESETREQ_Msk);
bogdanm 88:9327015d4013 806 __DSB(); /* Ensure completion of memory access */
Kojto 110:165afa46840b 807 while(1) { __NOP(); } /* wait until reset */
bogdanm 88:9327015d4013 808 }
bogdanm 88:9327015d4013 809
bogdanm 88:9327015d4013 810 /*@} end of CMSIS_Core_NVICFunctions */
bogdanm 88:9327015d4013 811
bogdanm 88:9327015d4013 812
bogdanm 88:9327015d4013 813
bogdanm 88:9327015d4013 814 /* ################################## SysTick function ############################################ */
bogdanm 88:9327015d4013 815 /** \ingroup CMSIS_Core_FunctionInterface
bogdanm 88:9327015d4013 816 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
bogdanm 88:9327015d4013 817 \brief Functions that configure the System.
bogdanm 88:9327015d4013 818 @{
bogdanm 88:9327015d4013 819 */
bogdanm 88:9327015d4013 820
bogdanm 88:9327015d4013 821 #if (__Vendor_SysTickConfig == 0)
bogdanm 88:9327015d4013 822
bogdanm 88:9327015d4013 823 /** \brief System Tick Configuration
bogdanm 88:9327015d4013 824
bogdanm 88:9327015d4013 825 The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
bogdanm 88:9327015d4013 826 Counter is in free running mode to generate periodic interrupts.
bogdanm 88:9327015d4013 827
bogdanm 88:9327015d4013 828 \param [in] ticks Number of ticks between two interrupts.
bogdanm 88:9327015d4013 829
bogdanm 88:9327015d4013 830 \return 0 Function succeeded.
bogdanm 88:9327015d4013 831 \return 1 Function failed.
bogdanm 88:9327015d4013 832
bogdanm 88:9327015d4013 833 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
bogdanm 88:9327015d4013 834 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
bogdanm 88:9327015d4013 835 must contain a vendor-specific implementation of this function.
bogdanm 88:9327015d4013 836
bogdanm 88:9327015d4013 837 */
bogdanm 88:9327015d4013 838 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
bogdanm 88:9327015d4013 839 {
Kojto 110:165afa46840b 840 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {return (1UL);} /* Reload value impossible */
bogdanm 88:9327015d4013 841
Kojto 110:165afa46840b 842 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
Kojto 110:165afa46840b 843 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
Kojto 110:165afa46840b 844 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
bogdanm 88:9327015d4013 845 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
bogdanm 88:9327015d4013 846 SysTick_CTRL_TICKINT_Msk |
Kojto 110:165afa46840b 847 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
Kojto 110:165afa46840b 848 return (0UL); /* Function successful */
bogdanm 88:9327015d4013 849 }
bogdanm 88:9327015d4013 850
bogdanm 88:9327015d4013 851 #endif
bogdanm 88:9327015d4013 852
bogdanm 88:9327015d4013 853 /*@} end of CMSIS_Core_SysTickFunctions */
bogdanm 88:9327015d4013 854
bogdanm 88:9327015d4013 855
bogdanm 88:9327015d4013 856
bogdanm 88:9327015d4013 857
Kojto 110:165afa46840b 858 #ifdef __cplusplus
Kojto 110:165afa46840b 859 }
Kojto 110:165afa46840b 860 #endif
Kojto 110:165afa46840b 861
bogdanm 88:9327015d4013 862 #endif /* __CORE_CM0PLUS_H_DEPENDANT */
bogdanm 88:9327015d4013 863
bogdanm 88:9327015d4013 864 #endif /* __CMSIS_GENERIC */