mbed - The official Mbed 2 C/C++ SDK provides the softwa…

Users » mbed_official » Code » mbed

mbed official / mbed

The official Mbed 2 C/C++ SDK provides the software platform and libraries to build your applications.

Dependents: hello SerialTestv11 SerialTestv12 Sierpinski ... more

mbed 2

This is the mbed 2 library. If you'd like to learn about Mbed OS please see the mbed-os docs.

TARGET_ARCH_PRO/core_cm3.h@85:024bf7f99721, 2014-06-11 (annotated)

Committer:: bogdanm
Date:: Wed Jun 11 15:14:05 2014 +0100
Revision:: 85:024bf7f99721
Child:: 110:165afa46840b

Release 85 of the mbed library



Main changes:



- K64F Ethernet fixes

- Updated tests

- Fixes for various mbed targets

- Code cleanup: fixed warnings, more consistent code style

- GCC support for K64F



There is a known issue with the I2C interface on some ST targets. If you

find the I2C interface problematic on your ST board, please log a bug

against this on mbed.org.

Who changed what in which revision?

User	Revision	Line number	New contents of line
bogdanm	85:024bf7f99721	1	/************************************************************************//
bogdanm	85:024bf7f99721	2	* @file core_cm3.h
bogdanm	85:024bf7f99721	3	* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
bogdanm	85:024bf7f99721	4	* @version V3.20
bogdanm	85:024bf7f99721	5	* @date 25. February 2013
bogdanm	85:024bf7f99721	6	*
bogdanm	85:024bf7f99721	7	* @note
bogdanm	85:024bf7f99721	8	*
bogdanm	85:024bf7f99721	9	******************************************************************************/
bogdanm	85:024bf7f99721	10	/* Copyright (c) 2009 - 2013 ARM LIMITED
bogdanm	85:024bf7f99721	11
bogdanm	85:024bf7f99721	12	All rights reserved.
bogdanm	85:024bf7f99721	13	Redistribution and use in source and binary forms, with or without
bogdanm	85:024bf7f99721	14	modification, are permitted provided that the following conditions are met:
bogdanm	85:024bf7f99721	15	- Redistributions of source code must retain the above copyright
bogdanm	85:024bf7f99721	16	notice, this list of conditions and the following disclaimer.
bogdanm	85:024bf7f99721	17	- Redistributions in binary form must reproduce the above copyright
bogdanm	85:024bf7f99721	18	notice, this list of conditions and the following disclaimer in the
bogdanm	85:024bf7f99721	19	documentation and/or other materials provided with the distribution.
bogdanm	85:024bf7f99721	20	- Neither the name of ARM nor the names of its contributors may be used
bogdanm	85:024bf7f99721	21	to endorse or promote products derived from this software without
bogdanm	85:024bf7f99721	22	specific prior written permission.
bogdanm	85:024bf7f99721	23	*
bogdanm	85:024bf7f99721	24	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
bogdanm	85:024bf7f99721	25	AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
bogdanm	85:024bf7f99721	26	IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
bogdanm	85:024bf7f99721	27	ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
bogdanm	85:024bf7f99721	28	LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
bogdanm	85:024bf7f99721	29	CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
bogdanm	85:024bf7f99721	30	SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
bogdanm	85:024bf7f99721	31	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
bogdanm	85:024bf7f99721	32	CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
bogdanm	85:024bf7f99721	33	ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
bogdanm	85:024bf7f99721	34	POSSIBILITY OF SUCH DAMAGE.
bogdanm	85:024bf7f99721	35	---------------------------------------------------------------------------*/
bogdanm	85:024bf7f99721	36
bogdanm	85:024bf7f99721	37
bogdanm	85:024bf7f99721	38	#if defined ( __ICCARM__ )
bogdanm	85:024bf7f99721	39	#pragma system_include /* treat file as system include file for MISRA check */
bogdanm	85:024bf7f99721	40	#endif
bogdanm	85:024bf7f99721	41
bogdanm	85:024bf7f99721	42	#ifdef __cplusplus
bogdanm	85:024bf7f99721	43	extern "C" {
bogdanm	85:024bf7f99721	44	#endif
bogdanm	85:024bf7f99721	45
bogdanm	85:024bf7f99721	46	#ifndef __CORE_CM3_H_GENERIC
bogdanm	85:024bf7f99721	47	#define __CORE_CM3_H_GENERIC
bogdanm	85:024bf7f99721	48
bogdanm	85:024bf7f99721	49	/** \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
bogdanm	85:024bf7f99721	50	CMSIS violates the following MISRA-C:2004 rules:
bogdanm	85:024bf7f99721	51
bogdanm	85:024bf7f99721	52	\li Required Rule 8.5, object/function definition in header file.<br>
bogdanm	85:024bf7f99721	53	Function definitions in header files are used to allow 'inlining'.
bogdanm	85:024bf7f99721	54
bogdanm	85:024bf7f99721	55	\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
bogdanm	85:024bf7f99721	56	Unions are used for effective representation of core registers.
bogdanm	85:024bf7f99721	57
bogdanm	85:024bf7f99721	58	\li Advisory Rule 19.7, Function-like macro defined.<br>
bogdanm	85:024bf7f99721	59	Function-like macros are used to allow more efficient code.
bogdanm	85:024bf7f99721	60	*/
bogdanm	85:024bf7f99721	61
bogdanm	85:024bf7f99721	62
bogdanm	85:024bf7f99721	63	/*******************************************************************************
bogdanm	85:024bf7f99721	64	* CMSIS definitions
bogdanm	85:024bf7f99721	65	******************************************************************************/
bogdanm	85:024bf7f99721	66	/** \ingroup Cortex_M3
bogdanm	85:024bf7f99721	67	@{
bogdanm	85:024bf7f99721	68	*/
bogdanm	85:024bf7f99721	69
bogdanm	85:024bf7f99721	70	/* CMSIS CM3 definitions */
bogdanm	85:024bf7f99721	71	#define __CM3_CMSIS_VERSION_MAIN (0x03) /!< [31:16] CMSIS HAL main version /
bogdanm	85:024bf7f99721	72	#define __CM3_CMSIS_VERSION_SUB (0x20) /!< [15:0] CMSIS HAL sub version /
bogdanm	85:024bf7f99721	73	#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) \| \
bogdanm	85:024bf7f99721	74	__CM3_CMSIS_VERSION_SUB ) /!< CMSIS HAL version number /
bogdanm	85:024bf7f99721	75
bogdanm	85:024bf7f99721	76	#define __CORTEX_M (0x03) /!< Cortex-M Core /
bogdanm	85:024bf7f99721	77
bogdanm	85:024bf7f99721	78
bogdanm	85:024bf7f99721	79	#if defined ( __CC_ARM )
bogdanm	85:024bf7f99721	80	#define __ASM __asm /!< asm keyword for ARM Compiler /
bogdanm	85:024bf7f99721	81	#define __INLINE __inline /!< inline keyword for ARM Compiler /
bogdanm	85:024bf7f99721	82	#define __STATIC_INLINE static __inline
bogdanm	85:024bf7f99721	83
bogdanm	85:024bf7f99721	84	#elif defined ( __ICCARM__ )
bogdanm	85:024bf7f99721	85	#define __ASM __asm /!< asm keyword for IAR Compiler /
bogdanm	85:024bf7f99721	86	#define __INLINE inline /!< inline keyword for IAR Compiler. Only available in High optimization mode! /
bogdanm	85:024bf7f99721	87	#define __STATIC_INLINE static inline
bogdanm	85:024bf7f99721	88
bogdanm	85:024bf7f99721	89	#elif defined ( __TMS470__ )
bogdanm	85:024bf7f99721	90	#define __ASM __asm /!< asm keyword for TI CCS Compiler /
bogdanm	85:024bf7f99721	91	#define __STATIC_INLINE static inline
bogdanm	85:024bf7f99721	92
bogdanm	85:024bf7f99721	93	#elif defined ( __GNUC__ )
bogdanm	85:024bf7f99721	94	#define __ASM __asm /!< asm keyword for GNU Compiler /
bogdanm	85:024bf7f99721	95	#define __INLINE inline /!< inline keyword for GNU Compiler /
bogdanm	85:024bf7f99721	96	#define __STATIC_INLINE static inline
bogdanm	85:024bf7f99721	97
bogdanm	85:024bf7f99721	98	#elif defined ( __TASKING__ )
bogdanm	85:024bf7f99721	99	#define __ASM __asm /!< asm keyword for TASKING Compiler /
bogdanm	85:024bf7f99721	100	#define __INLINE inline /!< inline keyword for TASKING Compiler /
bogdanm	85:024bf7f99721	101	#define __STATIC_INLINE static inline
bogdanm	85:024bf7f99721	102
bogdanm	85:024bf7f99721	103	#endif
bogdanm	85:024bf7f99721	104
bogdanm	85:024bf7f99721	105	/** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
bogdanm	85:024bf7f99721	106	*/
bogdanm	85:024bf7f99721	107	#define __FPU_USED 0
bogdanm	85:024bf7f99721	108
bogdanm	85:024bf7f99721	109	#if defined ( __CC_ARM )
bogdanm	85:024bf7f99721	110	#if defined __TARGET_FPU_VFP
bogdanm	85:024bf7f99721	111	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm	85:024bf7f99721	112	#endif
bogdanm	85:024bf7f99721	113
bogdanm	85:024bf7f99721	114	#elif defined ( __ICCARM__ )
bogdanm	85:024bf7f99721	115	#if defined __ARMVFP__
bogdanm	85:024bf7f99721	116	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm	85:024bf7f99721	117	#endif
bogdanm	85:024bf7f99721	118
bogdanm	85:024bf7f99721	119	#elif defined ( __TMS470__ )
bogdanm	85:024bf7f99721	120	#if defined __TI__VFP_SUPPORT____
bogdanm	85:024bf7f99721	121	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm	85:024bf7f99721	122	#endif
bogdanm	85:024bf7f99721	123
bogdanm	85:024bf7f99721	124	#elif defined ( __GNUC__ )
bogdanm	85:024bf7f99721	125	#if defined (__VFP_FP__) && !defined(__SOFTFP__)
bogdanm	85:024bf7f99721	126	#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm	85:024bf7f99721	127	#endif
bogdanm	85:024bf7f99721	128
bogdanm	85:024bf7f99721	129	#elif defined ( __TASKING__ )
bogdanm	85:024bf7f99721	130	#if defined __FPU_VFP__
bogdanm	85:024bf7f99721	131	#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
bogdanm	85:024bf7f99721	132	#endif
bogdanm	85:024bf7f99721	133	#endif
bogdanm	85:024bf7f99721	134
bogdanm	85:024bf7f99721	135	#include <stdint.h> /* standard types definitions */
bogdanm	85:024bf7f99721	136	#include <core_cmInstr.h> /* Core Instruction Access */
bogdanm	85:024bf7f99721	137	#include <core_cmFunc.h> /* Core Function Access */
bogdanm	85:024bf7f99721	138
bogdanm	85:024bf7f99721	139	#endif /* __CORE_CM3_H_GENERIC */
bogdanm	85:024bf7f99721	140
bogdanm	85:024bf7f99721	141	#ifndef __CMSIS_GENERIC
bogdanm	85:024bf7f99721	142
bogdanm	85:024bf7f99721	143	#ifndef __CORE_CM3_H_DEPENDANT
bogdanm	85:024bf7f99721	144	#define __CORE_CM3_H_DEPENDANT
bogdanm	85:024bf7f99721	145
bogdanm	85:024bf7f99721	146	/* check device defines and use defaults */
bogdanm	85:024bf7f99721	147	#if defined __CHECK_DEVICE_DEFINES
bogdanm	85:024bf7f99721	148	#ifndef __CM3_REV
bogdanm	85:024bf7f99721	149	#define __CM3_REV 0x0200
bogdanm	85:024bf7f99721	150	#warning "__CM3_REV not defined in device header file; using default!"
bogdanm	85:024bf7f99721	151	#endif
bogdanm	85:024bf7f99721	152
bogdanm	85:024bf7f99721	153	#ifndef __MPU_PRESENT
bogdanm	85:024bf7f99721	154	#define __MPU_PRESENT 0
bogdanm	85:024bf7f99721	155	#warning "__MPU_PRESENT not defined in device header file; using default!"
bogdanm	85:024bf7f99721	156	#endif
bogdanm	85:024bf7f99721	157
bogdanm	85:024bf7f99721	158	#ifndef __NVIC_PRIO_BITS
bogdanm	85:024bf7f99721	159	#define __NVIC_PRIO_BITS 4
bogdanm	85:024bf7f99721	160	#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
bogdanm	85:024bf7f99721	161	#endif
bogdanm	85:024bf7f99721	162
bogdanm	85:024bf7f99721	163	#ifndef __Vendor_SysTickConfig
bogdanm	85:024bf7f99721	164	#define __Vendor_SysTickConfig 0
bogdanm	85:024bf7f99721	165	#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
bogdanm	85:024bf7f99721	166	#endif
bogdanm	85:024bf7f99721	167	#endif
bogdanm	85:024bf7f99721	168
bogdanm	85:024bf7f99721	169	/* IO definitions (access restrictions to peripheral registers) */
bogdanm	85:024bf7f99721	170	/**
bogdanm	85:024bf7f99721	171	\defgroup CMSIS_glob_defs CMSIS Global Defines
bogdanm	85:024bf7f99721	172
bogdanm	85:024bf7f99721	173	<strong>IO Type Qualifiers</strong> are used
bogdanm	85:024bf7f99721	174	\li to specify the access to peripheral variables.
bogdanm	85:024bf7f99721	175	\li for automatic generation of peripheral register debug information.
bogdanm	85:024bf7f99721	176	*/
bogdanm	85:024bf7f99721	177	#ifdef __cplusplus
bogdanm	85:024bf7f99721	178	#define __I volatile /!< Defines 'read only' permissions /
bogdanm	85:024bf7f99721	179	#else
bogdanm	85:024bf7f99721	180	#define __I volatile const /!< Defines 'read only' permissions /
bogdanm	85:024bf7f99721	181	#endif
bogdanm	85:024bf7f99721	182	#define __O volatile /!< Defines 'write only' permissions /
bogdanm	85:024bf7f99721	183	#define __IO volatile /!< Defines 'read / write' permissions /
bogdanm	85:024bf7f99721	184
bogdanm	85:024bf7f99721	185	/@} end of group Cortex_M3 /
bogdanm	85:024bf7f99721	186
bogdanm	85:024bf7f99721	187
bogdanm	85:024bf7f99721	188
bogdanm	85:024bf7f99721	189	/*******************************************************************************
bogdanm	85:024bf7f99721	190	* Register Abstraction
bogdanm	85:024bf7f99721	191	Core Register contain:
bogdanm	85:024bf7f99721	192	- Core Register
bogdanm	85:024bf7f99721	193	- Core NVIC Register
bogdanm	85:024bf7f99721	194	- Core SCB Register
bogdanm	85:024bf7f99721	195	- Core SysTick Register
bogdanm	85:024bf7f99721	196	- Core Debug Register
bogdanm	85:024bf7f99721	197	- Core MPU Register
bogdanm	85:024bf7f99721	198	******************************************************************************/
bogdanm	85:024bf7f99721	199	/** \defgroup CMSIS_core_register Defines and Type Definitions
bogdanm	85:024bf7f99721	200	\brief Type definitions and defines for Cortex-M processor based devices.
bogdanm	85:024bf7f99721	201	*/
bogdanm	85:024bf7f99721	202
bogdanm	85:024bf7f99721	203	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	204	\defgroup CMSIS_CORE Status and Control Registers
bogdanm	85:024bf7f99721	205	\brief Core Register type definitions.
bogdanm	85:024bf7f99721	206	@{
bogdanm	85:024bf7f99721	207	*/
bogdanm	85:024bf7f99721	208
bogdanm	85:024bf7f99721	209	/** \brief Union type to access the Application Program Status Register (APSR).
bogdanm	85:024bf7f99721	210	*/
bogdanm	85:024bf7f99721	211	typedef union
bogdanm	85:024bf7f99721	212	{
bogdanm	85:024bf7f99721	213	struct
bogdanm	85:024bf7f99721	214	{
bogdanm	85:024bf7f99721	215	#if (__CORTEX_M != 0x04)
bogdanm	85:024bf7f99721	216	uint32_t _reserved0:27; /!< bit: 0..26 Reserved /
bogdanm	85:024bf7f99721	217	#else
bogdanm	85:024bf7f99721	218	uint32_t _reserved0:16; /!< bit: 0..15 Reserved /
bogdanm	85:024bf7f99721	219	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
bogdanm	85:024bf7f99721	220	uint32_t _reserved1:7; /!< bit: 20..26 Reserved /
bogdanm	85:024bf7f99721	221	#endif
bogdanm	85:024bf7f99721	222	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
bogdanm	85:024bf7f99721	223	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
bogdanm	85:024bf7f99721	224	uint32_t C:1; /!< bit: 29 Carry condition code flag /
bogdanm	85:024bf7f99721	225	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
bogdanm	85:024bf7f99721	226	uint32_t N:1; /!< bit: 31 Negative condition code flag /
bogdanm	85:024bf7f99721	227	} b; /!< Structure used for bit access /
bogdanm	85:024bf7f99721	228	uint32_t w; /!< Type used for word access /
bogdanm	85:024bf7f99721	229	} APSR_Type;
bogdanm	85:024bf7f99721	230
bogdanm	85:024bf7f99721	231
bogdanm	85:024bf7f99721	232	/** \brief Union type to access the Interrupt Program Status Register (IPSR).
bogdanm	85:024bf7f99721	233	*/
bogdanm	85:024bf7f99721	234	typedef union
bogdanm	85:024bf7f99721	235	{
bogdanm	85:024bf7f99721	236	struct
bogdanm	85:024bf7f99721	237	{
bogdanm	85:024bf7f99721	238	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
bogdanm	85:024bf7f99721	239	uint32_t _reserved0:23; /!< bit: 9..31 Reserved /
bogdanm	85:024bf7f99721	240	} b; /!< Structure used for bit access /
bogdanm	85:024bf7f99721	241	uint32_t w; /!< Type used for word access /
bogdanm	85:024bf7f99721	242	} IPSR_Type;
bogdanm	85:024bf7f99721	243
bogdanm	85:024bf7f99721	244
bogdanm	85:024bf7f99721	245	/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
bogdanm	85:024bf7f99721	246	*/
bogdanm	85:024bf7f99721	247	typedef union
bogdanm	85:024bf7f99721	248	{
bogdanm	85:024bf7f99721	249	struct
bogdanm	85:024bf7f99721	250	{
bogdanm	85:024bf7f99721	251	uint32_t ISR:9; /!< bit: 0.. 8 Exception number /
bogdanm	85:024bf7f99721	252	#if (__CORTEX_M != 0x04)
bogdanm	85:024bf7f99721	253	uint32_t _reserved0:15; /!< bit: 9..23 Reserved /
bogdanm	85:024bf7f99721	254	#else
bogdanm	85:024bf7f99721	255	uint32_t _reserved0:7; /!< bit: 9..15 Reserved /
bogdanm	85:024bf7f99721	256	uint32_t GE:4; /!< bit: 16..19 Greater than or Equal flags /
bogdanm	85:024bf7f99721	257	uint32_t _reserved1:4; /!< bit: 20..23 Reserved /
bogdanm	85:024bf7f99721	258	#endif
bogdanm	85:024bf7f99721	259	uint32_t T:1; /!< bit: 24 Thumb bit (read 0) /
bogdanm	85:024bf7f99721	260	uint32_t IT:2; /!< bit: 25..26 saved IT state (read 0) /
bogdanm	85:024bf7f99721	261	uint32_t Q:1; /!< bit: 27 Saturation condition flag /
bogdanm	85:024bf7f99721	262	uint32_t V:1; /!< bit: 28 Overflow condition code flag /
bogdanm	85:024bf7f99721	263	uint32_t C:1; /!< bit: 29 Carry condition code flag /
bogdanm	85:024bf7f99721	264	uint32_t Z:1; /!< bit: 30 Zero condition code flag /
bogdanm	85:024bf7f99721	265	uint32_t N:1; /!< bit: 31 Negative condition code flag /
bogdanm	85:024bf7f99721	266	} b; /!< Structure used for bit access /
bogdanm	85:024bf7f99721	267	uint32_t w; /!< Type used for word access /
bogdanm	85:024bf7f99721	268	} xPSR_Type;
bogdanm	85:024bf7f99721	269
bogdanm	85:024bf7f99721	270
bogdanm	85:024bf7f99721	271	/** \brief Union type to access the Control Registers (CONTROL).
bogdanm	85:024bf7f99721	272	*/
bogdanm	85:024bf7f99721	273	typedef union
bogdanm	85:024bf7f99721	274	{
bogdanm	85:024bf7f99721	275	struct
bogdanm	85:024bf7f99721	276	{
bogdanm	85:024bf7f99721	277	uint32_t nPRIV:1; /!< bit: 0 Execution privilege in Thread mode /
bogdanm	85:024bf7f99721	278	uint32_t SPSEL:1; /!< bit: 1 Stack to be used /
bogdanm	85:024bf7f99721	279	uint32_t FPCA:1; /!< bit: 2 FP extension active flag /
bogdanm	85:024bf7f99721	280	uint32_t _reserved0:29; /!< bit: 3..31 Reserved /
bogdanm	85:024bf7f99721	281	} b; /!< Structure used for bit access /
bogdanm	85:024bf7f99721	282	uint32_t w; /!< Type used for word access /
bogdanm	85:024bf7f99721	283	} CONTROL_Type;
bogdanm	85:024bf7f99721	284
bogdanm	85:024bf7f99721	285	/@} end of group CMSIS_CORE /
bogdanm	85:024bf7f99721	286
bogdanm	85:024bf7f99721	287
bogdanm	85:024bf7f99721	288	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	289	\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
bogdanm	85:024bf7f99721	290	\brief Type definitions for the NVIC Registers
bogdanm	85:024bf7f99721	291	@{
bogdanm	85:024bf7f99721	292	*/
bogdanm	85:024bf7f99721	293
bogdanm	85:024bf7f99721	294	/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
bogdanm	85:024bf7f99721	295	*/
bogdanm	85:024bf7f99721	296	typedef struct
bogdanm	85:024bf7f99721	297	{
bogdanm	85:024bf7f99721	298	__IO uint32_t ISER[8]; /!< Offset: 0x000 (R/W) Interrupt Set Enable Register /
bogdanm	85:024bf7f99721	299	uint32_t RESERVED0[24];
bogdanm	85:024bf7f99721	300	__IO uint32_t ICER[8]; /!< Offset: 0x080 (R/W) Interrupt Clear Enable Register /
bogdanm	85:024bf7f99721	301	uint32_t RSERVED1[24];
bogdanm	85:024bf7f99721	302	__IO uint32_t ISPR[8]; /!< Offset: 0x100 (R/W) Interrupt Set Pending Register /
bogdanm	85:024bf7f99721	303	uint32_t RESERVED2[24];
bogdanm	85:024bf7f99721	304	__IO uint32_t ICPR[8]; /!< Offset: 0x180 (R/W) Interrupt Clear Pending Register /
bogdanm	85:024bf7f99721	305	uint32_t RESERVED3[24];
bogdanm	85:024bf7f99721	306	__IO uint32_t IABR[8]; /!< Offset: 0x200 (R/W) Interrupt Active bit Register /
bogdanm	85:024bf7f99721	307	uint32_t RESERVED4[56];
bogdanm	85:024bf7f99721	308	__IO uint8_t IP[240]; /!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) /
bogdanm	85:024bf7f99721	309	uint32_t RESERVED5[644];
bogdanm	85:024bf7f99721	310	__O uint32_t STIR; /!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register /
bogdanm	85:024bf7f99721	311	} NVIC_Type;
bogdanm	85:024bf7f99721	312
bogdanm	85:024bf7f99721	313	/* Software Triggered Interrupt Register Definitions */
bogdanm	85:024bf7f99721	314	#define NVIC_STIR_INTID_Pos 0 /!< STIR: INTLINESNUM Position /
bogdanm	85:024bf7f99721	315	#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos) /!< STIR: INTLINESNUM Mask /
bogdanm	85:024bf7f99721	316
bogdanm	85:024bf7f99721	317	/@} end of group CMSIS_NVIC /
bogdanm	85:024bf7f99721	318
bogdanm	85:024bf7f99721	319
bogdanm	85:024bf7f99721	320	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	321	\defgroup CMSIS_SCB System Control Block (SCB)
bogdanm	85:024bf7f99721	322	\brief Type definitions for the System Control Block Registers
bogdanm	85:024bf7f99721	323	@{
bogdanm	85:024bf7f99721	324	*/
bogdanm	85:024bf7f99721	325
bogdanm	85:024bf7f99721	326	/** \brief Structure type to access the System Control Block (SCB).
bogdanm	85:024bf7f99721	327	*/
bogdanm	85:024bf7f99721	328	typedef struct
bogdanm	85:024bf7f99721	329	{
bogdanm	85:024bf7f99721	330	__I uint32_t CPUID; /!< Offset: 0x000 (R/ ) CPUID Base Register /
bogdanm	85:024bf7f99721	331	__IO uint32_t ICSR; /!< Offset: 0x004 (R/W) Interrupt Control and State Register /
bogdanm	85:024bf7f99721	332	__IO uint32_t VTOR; /!< Offset: 0x008 (R/W) Vector Table Offset Register /
bogdanm	85:024bf7f99721	333	__IO uint32_t AIRCR; /!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register /
bogdanm	85:024bf7f99721	334	__IO uint32_t SCR; /!< Offset: 0x010 (R/W) System Control Register /
bogdanm	85:024bf7f99721	335	__IO uint32_t CCR; /!< Offset: 0x014 (R/W) Configuration Control Register /
bogdanm	85:024bf7f99721	336	__IO uint8_t SHP[12]; /!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) /
bogdanm	85:024bf7f99721	337	__IO uint32_t SHCSR; /!< Offset: 0x024 (R/W) System Handler Control and State Register /
bogdanm	85:024bf7f99721	338	__IO uint32_t CFSR; /!< Offset: 0x028 (R/W) Configurable Fault Status Register /
bogdanm	85:024bf7f99721	339	__IO uint32_t HFSR; /!< Offset: 0x02C (R/W) HardFault Status Register /
bogdanm	85:024bf7f99721	340	__IO uint32_t DFSR; /!< Offset: 0x030 (R/W) Debug Fault Status Register /
bogdanm	85:024bf7f99721	341	__IO uint32_t MMFAR; /!< Offset: 0x034 (R/W) MemManage Fault Address Register /
bogdanm	85:024bf7f99721	342	__IO uint32_t BFAR; /!< Offset: 0x038 (R/W) BusFault Address Register /
bogdanm	85:024bf7f99721	343	__IO uint32_t AFSR; /!< Offset: 0x03C (R/W) Auxiliary Fault Status Register /
bogdanm	85:024bf7f99721	344	__I uint32_t PFR[2]; /!< Offset: 0x040 (R/ ) Processor Feature Register /
bogdanm	85:024bf7f99721	345	__I uint32_t DFR; /!< Offset: 0x048 (R/ ) Debug Feature Register /
bogdanm	85:024bf7f99721	346	__I uint32_t ADR; /!< Offset: 0x04C (R/ ) Auxiliary Feature Register /
bogdanm	85:024bf7f99721	347	__I uint32_t MMFR[4]; /!< Offset: 0x050 (R/ ) Memory Model Feature Register /
bogdanm	85:024bf7f99721	348	__I uint32_t ISAR[5]; /!< Offset: 0x060 (R/ ) Instruction Set Attributes Register /
bogdanm	85:024bf7f99721	349	uint32_t RESERVED0[5];
bogdanm	85:024bf7f99721	350	__IO uint32_t CPACR; /!< Offset: 0x088 (R/W) Coprocessor Access Control Register /
bogdanm	85:024bf7f99721	351	} SCB_Type;
bogdanm	85:024bf7f99721	352
bogdanm	85:024bf7f99721	353	/* SCB CPUID Register Definitions */
bogdanm	85:024bf7f99721	354	#define SCB_CPUID_IMPLEMENTER_Pos 24 /!< SCB CPUID: IMPLEMENTER Position /
bogdanm	85:024bf7f99721	355	#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /!< SCB CPUID: IMPLEMENTER Mask /
bogdanm	85:024bf7f99721	356
bogdanm	85:024bf7f99721	357	#define SCB_CPUID_VARIANT_Pos 20 /!< SCB CPUID: VARIANT Position /
bogdanm	85:024bf7f99721	358	#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /!< SCB CPUID: VARIANT Mask /
bogdanm	85:024bf7f99721	359
bogdanm	85:024bf7f99721	360	#define SCB_CPUID_ARCHITECTURE_Pos 16 /!< SCB CPUID: ARCHITECTURE Position /
bogdanm	85:024bf7f99721	361	#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /!< SCB CPUID: ARCHITECTURE Mask /
bogdanm	85:024bf7f99721	362
bogdanm	85:024bf7f99721	363	#define SCB_CPUID_PARTNO_Pos 4 /!< SCB CPUID: PARTNO Position /
bogdanm	85:024bf7f99721	364	#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /!< SCB CPUID: PARTNO Mask /
bogdanm	85:024bf7f99721	365
bogdanm	85:024bf7f99721	366	#define SCB_CPUID_REVISION_Pos 0 /!< SCB CPUID: REVISION Position /
bogdanm	85:024bf7f99721	367	#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /!< SCB CPUID: REVISION Mask /
bogdanm	85:024bf7f99721	368
bogdanm	85:024bf7f99721	369	/* SCB Interrupt Control State Register Definitions */
bogdanm	85:024bf7f99721	370	#define SCB_ICSR_NMIPENDSET_Pos 31 /!< SCB ICSR: NMIPENDSET Position /
bogdanm	85:024bf7f99721	371	#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /!< SCB ICSR: NMIPENDSET Mask /
bogdanm	85:024bf7f99721	372
bogdanm	85:024bf7f99721	373	#define SCB_ICSR_PENDSVSET_Pos 28 /!< SCB ICSR: PENDSVSET Position /
bogdanm	85:024bf7f99721	374	#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /!< SCB ICSR: PENDSVSET Mask /
bogdanm	85:024bf7f99721	375
bogdanm	85:024bf7f99721	376	#define SCB_ICSR_PENDSVCLR_Pos 27 /!< SCB ICSR: PENDSVCLR Position /
bogdanm	85:024bf7f99721	377	#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /!< SCB ICSR: PENDSVCLR Mask /
bogdanm	85:024bf7f99721	378
bogdanm	85:024bf7f99721	379	#define SCB_ICSR_PENDSTSET_Pos 26 /!< SCB ICSR: PENDSTSET Position /
bogdanm	85:024bf7f99721	380	#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /!< SCB ICSR: PENDSTSET Mask /
bogdanm	85:024bf7f99721	381
bogdanm	85:024bf7f99721	382	#define SCB_ICSR_PENDSTCLR_Pos 25 /!< SCB ICSR: PENDSTCLR Position /
bogdanm	85:024bf7f99721	383	#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /!< SCB ICSR: PENDSTCLR Mask /
bogdanm	85:024bf7f99721	384
bogdanm	85:024bf7f99721	385	#define SCB_ICSR_ISRPREEMPT_Pos 23 /!< SCB ICSR: ISRPREEMPT Position /
bogdanm	85:024bf7f99721	386	#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /!< SCB ICSR: ISRPREEMPT Mask /
bogdanm	85:024bf7f99721	387
bogdanm	85:024bf7f99721	388	#define SCB_ICSR_ISRPENDING_Pos 22 /!< SCB ICSR: ISRPENDING Position /
bogdanm	85:024bf7f99721	389	#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /!< SCB ICSR: ISRPENDING Mask /
bogdanm	85:024bf7f99721	390
bogdanm	85:024bf7f99721	391	#define SCB_ICSR_VECTPENDING_Pos 12 /!< SCB ICSR: VECTPENDING Position /
bogdanm	85:024bf7f99721	392	#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /!< SCB ICSR: VECTPENDING Mask /
bogdanm	85:024bf7f99721	393
bogdanm	85:024bf7f99721	394	#define SCB_ICSR_RETTOBASE_Pos 11 /!< SCB ICSR: RETTOBASE Position /
bogdanm	85:024bf7f99721	395	#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /!< SCB ICSR: RETTOBASE Mask /
bogdanm	85:024bf7f99721	396
bogdanm	85:024bf7f99721	397	#define SCB_ICSR_VECTACTIVE_Pos 0 /!< SCB ICSR: VECTACTIVE Position /
bogdanm	85:024bf7f99721	398	#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /!< SCB ICSR: VECTACTIVE Mask /
bogdanm	85:024bf7f99721	399
bogdanm	85:024bf7f99721	400	/* SCB Vector Table Offset Register Definitions */
bogdanm	85:024bf7f99721	401	#if (__CM3_REV < 0x0201) /* core r2p1 */
bogdanm	85:024bf7f99721	402	#define SCB_VTOR_TBLBASE_Pos 29 /!< SCB VTOR: TBLBASE Position /
bogdanm	85:024bf7f99721	403	#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /!< SCB VTOR: TBLBASE Mask /
bogdanm	85:024bf7f99721	404
bogdanm	85:024bf7f99721	405	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
bogdanm	85:024bf7f99721	406	#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
bogdanm	85:024bf7f99721	407	#else
bogdanm	85:024bf7f99721	408	#define SCB_VTOR_TBLOFF_Pos 7 /!< SCB VTOR: TBLOFF Position /
bogdanm	85:024bf7f99721	409	#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /!< SCB VTOR: TBLOFF Mask /
bogdanm	85:024bf7f99721	410	#endif
bogdanm	85:024bf7f99721	411
bogdanm	85:024bf7f99721	412	/* SCB Application Interrupt and Reset Control Register Definitions */
bogdanm	85:024bf7f99721	413	#define SCB_AIRCR_VECTKEY_Pos 16 /!< SCB AIRCR: VECTKEY Position /
bogdanm	85:024bf7f99721	414	#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /!< SCB AIRCR: VECTKEY Mask /
bogdanm	85:024bf7f99721	415
bogdanm	85:024bf7f99721	416	#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /!< SCB AIRCR: VECTKEYSTAT Position /
bogdanm	85:024bf7f99721	417	#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /!< SCB AIRCR: VECTKEYSTAT Mask /
bogdanm	85:024bf7f99721	418
bogdanm	85:024bf7f99721	419	#define SCB_AIRCR_ENDIANESS_Pos 15 /!< SCB AIRCR: ENDIANESS Position /
bogdanm	85:024bf7f99721	420	#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /!< SCB AIRCR: ENDIANESS Mask /
bogdanm	85:024bf7f99721	421
bogdanm	85:024bf7f99721	422	#define SCB_AIRCR_PRIGROUP_Pos 8 /!< SCB AIRCR: PRIGROUP Position /
bogdanm	85:024bf7f99721	423	#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /!< SCB AIRCR: PRIGROUP Mask /
bogdanm	85:024bf7f99721	424
bogdanm	85:024bf7f99721	425	#define SCB_AIRCR_SYSRESETREQ_Pos 2 /!< SCB AIRCR: SYSRESETREQ Position /
bogdanm	85:024bf7f99721	426	#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /!< SCB AIRCR: SYSRESETREQ Mask /
bogdanm	85:024bf7f99721	427
bogdanm	85:024bf7f99721	428	#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /!< SCB AIRCR: VECTCLRACTIVE Position /
bogdanm	85:024bf7f99721	429	#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /!< SCB AIRCR: VECTCLRACTIVE Mask /
bogdanm	85:024bf7f99721	430
bogdanm	85:024bf7f99721	431	#define SCB_AIRCR_VECTRESET_Pos 0 /!< SCB AIRCR: VECTRESET Position /
bogdanm	85:024bf7f99721	432	#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos) /!< SCB AIRCR: VECTRESET Mask /
bogdanm	85:024bf7f99721	433
bogdanm	85:024bf7f99721	434	/* SCB System Control Register Definitions */
bogdanm	85:024bf7f99721	435	#define SCB_SCR_SEVONPEND_Pos 4 /!< SCB SCR: SEVONPEND Position /
bogdanm	85:024bf7f99721	436	#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /!< SCB SCR: SEVONPEND Mask /
bogdanm	85:024bf7f99721	437
bogdanm	85:024bf7f99721	438	#define SCB_SCR_SLEEPDEEP_Pos 2 /!< SCB SCR: SLEEPDEEP Position /
bogdanm	85:024bf7f99721	439	#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /!< SCB SCR: SLEEPDEEP Mask /
bogdanm	85:024bf7f99721	440
bogdanm	85:024bf7f99721	441	#define SCB_SCR_SLEEPONEXIT_Pos 1 /!< SCB SCR: SLEEPONEXIT Position /
bogdanm	85:024bf7f99721	442	#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /!< SCB SCR: SLEEPONEXIT Mask /
bogdanm	85:024bf7f99721	443
bogdanm	85:024bf7f99721	444	/* SCB Configuration Control Register Definitions */
bogdanm	85:024bf7f99721	445	#define SCB_CCR_STKALIGN_Pos 9 /!< SCB CCR: STKALIGN Position /
bogdanm	85:024bf7f99721	446	#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /!< SCB CCR: STKALIGN Mask /
bogdanm	85:024bf7f99721	447
bogdanm	85:024bf7f99721	448	#define SCB_CCR_BFHFNMIGN_Pos 8 /!< SCB CCR: BFHFNMIGN Position /
bogdanm	85:024bf7f99721	449	#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /!< SCB CCR: BFHFNMIGN Mask /
bogdanm	85:024bf7f99721	450
bogdanm	85:024bf7f99721	451	#define SCB_CCR_DIV_0_TRP_Pos 4 /!< SCB CCR: DIV_0_TRP Position /
bogdanm	85:024bf7f99721	452	#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /!< SCB CCR: DIV_0_TRP Mask /
bogdanm	85:024bf7f99721	453
bogdanm	85:024bf7f99721	454	#define SCB_CCR_UNALIGN_TRP_Pos 3 /!< SCB CCR: UNALIGN_TRP Position /
bogdanm	85:024bf7f99721	455	#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /!< SCB CCR: UNALIGN_TRP Mask /
bogdanm	85:024bf7f99721	456
bogdanm	85:024bf7f99721	457	#define SCB_CCR_USERSETMPEND_Pos 1 /!< SCB CCR: USERSETMPEND Position /
bogdanm	85:024bf7f99721	458	#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /!< SCB CCR: USERSETMPEND Mask /
bogdanm	85:024bf7f99721	459
bogdanm	85:024bf7f99721	460	#define SCB_CCR_NONBASETHRDENA_Pos 0 /!< SCB CCR: NONBASETHRDENA Position /
bogdanm	85:024bf7f99721	461	#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos) /!< SCB CCR: NONBASETHRDENA Mask /
bogdanm	85:024bf7f99721	462
bogdanm	85:024bf7f99721	463	/* SCB System Handler Control and State Register Definitions */
bogdanm	85:024bf7f99721	464	#define SCB_SHCSR_USGFAULTENA_Pos 18 /!< SCB SHCSR: USGFAULTENA Position /
bogdanm	85:024bf7f99721	465	#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /!< SCB SHCSR: USGFAULTENA Mask /
bogdanm	85:024bf7f99721	466
bogdanm	85:024bf7f99721	467	#define SCB_SHCSR_BUSFAULTENA_Pos 17 /!< SCB SHCSR: BUSFAULTENA Position /
bogdanm	85:024bf7f99721	468	#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /!< SCB SHCSR: BUSFAULTENA Mask /
bogdanm	85:024bf7f99721	469
bogdanm	85:024bf7f99721	470	#define SCB_SHCSR_MEMFAULTENA_Pos 16 /!< SCB SHCSR: MEMFAULTENA Position /
bogdanm	85:024bf7f99721	471	#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /!< SCB SHCSR: MEMFAULTENA Mask /
bogdanm	85:024bf7f99721	472
bogdanm	85:024bf7f99721	473	#define SCB_SHCSR_SVCALLPENDED_Pos 15 /!< SCB SHCSR: SVCALLPENDED Position /
bogdanm	85:024bf7f99721	474	#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /!< SCB SHCSR: SVCALLPENDED Mask /
bogdanm	85:024bf7f99721	475
bogdanm	85:024bf7f99721	476	#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /!< SCB SHCSR: BUSFAULTPENDED Position /
bogdanm	85:024bf7f99721	477	#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /!< SCB SHCSR: BUSFAULTPENDED Mask /
bogdanm	85:024bf7f99721	478
bogdanm	85:024bf7f99721	479	#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /!< SCB SHCSR: MEMFAULTPENDED Position /
bogdanm	85:024bf7f99721	480	#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /!< SCB SHCSR: MEMFAULTPENDED Mask /
bogdanm	85:024bf7f99721	481
bogdanm	85:024bf7f99721	482	#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /!< SCB SHCSR: USGFAULTPENDED Position /
bogdanm	85:024bf7f99721	483	#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /!< SCB SHCSR: USGFAULTPENDED Mask /
bogdanm	85:024bf7f99721	484
bogdanm	85:024bf7f99721	485	#define SCB_SHCSR_SYSTICKACT_Pos 11 /!< SCB SHCSR: SYSTICKACT Position /
bogdanm	85:024bf7f99721	486	#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /!< SCB SHCSR: SYSTICKACT Mask /
bogdanm	85:024bf7f99721	487
bogdanm	85:024bf7f99721	488	#define SCB_SHCSR_PENDSVACT_Pos 10 /!< SCB SHCSR: PENDSVACT Position /
bogdanm	85:024bf7f99721	489	#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /!< SCB SHCSR: PENDSVACT Mask /
bogdanm	85:024bf7f99721	490
bogdanm	85:024bf7f99721	491	#define SCB_SHCSR_MONITORACT_Pos 8 /!< SCB SHCSR: MONITORACT Position /
bogdanm	85:024bf7f99721	492	#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /!< SCB SHCSR: MONITORACT Mask /
bogdanm	85:024bf7f99721	493
bogdanm	85:024bf7f99721	494	#define SCB_SHCSR_SVCALLACT_Pos 7 /!< SCB SHCSR: SVCALLACT Position /
bogdanm	85:024bf7f99721	495	#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /!< SCB SHCSR: SVCALLACT Mask /
bogdanm	85:024bf7f99721	496
bogdanm	85:024bf7f99721	497	#define SCB_SHCSR_USGFAULTACT_Pos 3 /!< SCB SHCSR: USGFAULTACT Position /
bogdanm	85:024bf7f99721	498	#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /!< SCB SHCSR: USGFAULTACT Mask /
bogdanm	85:024bf7f99721	499
bogdanm	85:024bf7f99721	500	#define SCB_SHCSR_BUSFAULTACT_Pos 1 /!< SCB SHCSR: BUSFAULTACT Position /
bogdanm	85:024bf7f99721	501	#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /!< SCB SHCSR: BUSFAULTACT Mask /
bogdanm	85:024bf7f99721	502
bogdanm	85:024bf7f99721	503	#define SCB_SHCSR_MEMFAULTACT_Pos 0 /!< SCB SHCSR: MEMFAULTACT Position /
bogdanm	85:024bf7f99721	504	#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos) /!< SCB SHCSR: MEMFAULTACT Mask /
bogdanm	85:024bf7f99721	505
bogdanm	85:024bf7f99721	506	/* SCB Configurable Fault Status Registers Definitions */
bogdanm	85:024bf7f99721	507	#define SCB_CFSR_USGFAULTSR_Pos 16 /!< SCB CFSR: Usage Fault Status Register Position /
bogdanm	85:024bf7f99721	508	#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /!< SCB CFSR: Usage Fault Status Register Mask /
bogdanm	85:024bf7f99721	509
bogdanm	85:024bf7f99721	510	#define SCB_CFSR_BUSFAULTSR_Pos 8 /!< SCB CFSR: Bus Fault Status Register Position /
bogdanm	85:024bf7f99721	511	#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /!< SCB CFSR: Bus Fault Status Register Mask /
bogdanm	85:024bf7f99721	512
bogdanm	85:024bf7f99721	513	#define SCB_CFSR_MEMFAULTSR_Pos 0 /!< SCB CFSR: Memory Manage Fault Status Register Position /
bogdanm	85:024bf7f99721	514	#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos) /!< SCB CFSR: Memory Manage Fault Status Register Mask /
bogdanm	85:024bf7f99721	515
bogdanm	85:024bf7f99721	516	/* SCB Hard Fault Status Registers Definitions */
bogdanm	85:024bf7f99721	517	#define SCB_HFSR_DEBUGEVT_Pos 31 /!< SCB HFSR: DEBUGEVT Position /
bogdanm	85:024bf7f99721	518	#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /!< SCB HFSR: DEBUGEVT Mask /
bogdanm	85:024bf7f99721	519
bogdanm	85:024bf7f99721	520	#define SCB_HFSR_FORCED_Pos 30 /!< SCB HFSR: FORCED Position /
bogdanm	85:024bf7f99721	521	#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /!< SCB HFSR: FORCED Mask /
bogdanm	85:024bf7f99721	522
bogdanm	85:024bf7f99721	523	#define SCB_HFSR_VECTTBL_Pos 1 /!< SCB HFSR: VECTTBL Position /
bogdanm	85:024bf7f99721	524	#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /!< SCB HFSR: VECTTBL Mask /
bogdanm	85:024bf7f99721	525
bogdanm	85:024bf7f99721	526	/* SCB Debug Fault Status Register Definitions */
bogdanm	85:024bf7f99721	527	#define SCB_DFSR_EXTERNAL_Pos 4 /!< SCB DFSR: EXTERNAL Position /
bogdanm	85:024bf7f99721	528	#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /!< SCB DFSR: EXTERNAL Mask /
bogdanm	85:024bf7f99721	529
bogdanm	85:024bf7f99721	530	#define SCB_DFSR_VCATCH_Pos 3 /!< SCB DFSR: VCATCH Position /
bogdanm	85:024bf7f99721	531	#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /!< SCB DFSR: VCATCH Mask /
bogdanm	85:024bf7f99721	532
bogdanm	85:024bf7f99721	533	#define SCB_DFSR_DWTTRAP_Pos 2 /!< SCB DFSR: DWTTRAP Position /
bogdanm	85:024bf7f99721	534	#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /!< SCB DFSR: DWTTRAP Mask /
bogdanm	85:024bf7f99721	535
bogdanm	85:024bf7f99721	536	#define SCB_DFSR_BKPT_Pos 1 /!< SCB DFSR: BKPT Position /
bogdanm	85:024bf7f99721	537	#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /!< SCB DFSR: BKPT Mask /
bogdanm	85:024bf7f99721	538
bogdanm	85:024bf7f99721	539	#define SCB_DFSR_HALTED_Pos 0 /!< SCB DFSR: HALTED Position /
bogdanm	85:024bf7f99721	540	#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos) /!< SCB DFSR: HALTED Mask /
bogdanm	85:024bf7f99721	541
bogdanm	85:024bf7f99721	542	/@} end of group CMSIS_SCB /
bogdanm	85:024bf7f99721	543
bogdanm	85:024bf7f99721	544
bogdanm	85:024bf7f99721	545	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	546	\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
bogdanm	85:024bf7f99721	547	\brief Type definitions for the System Control and ID Register not in the SCB
bogdanm	85:024bf7f99721	548	@{
bogdanm	85:024bf7f99721	549	*/
bogdanm	85:024bf7f99721	550
bogdanm	85:024bf7f99721	551	/** \brief Structure type to access the System Control and ID Register not in the SCB.
bogdanm	85:024bf7f99721	552	*/
bogdanm	85:024bf7f99721	553	typedef struct
bogdanm	85:024bf7f99721	554	{
bogdanm	85:024bf7f99721	555	uint32_t RESERVED0[1];
bogdanm	85:024bf7f99721	556	__I uint32_t ICTR; /!< Offset: 0x004 (R/ ) Interrupt Controller Type Register /
bogdanm	85:024bf7f99721	557	#if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
bogdanm	85:024bf7f99721	558	__IO uint32_t ACTLR; /!< Offset: 0x008 (R/W) Auxiliary Control Register /
bogdanm	85:024bf7f99721	559	#else
bogdanm	85:024bf7f99721	560	uint32_t RESERVED1[1];
bogdanm	85:024bf7f99721	561	#endif
bogdanm	85:024bf7f99721	562	} SCnSCB_Type;
bogdanm	85:024bf7f99721	563
bogdanm	85:024bf7f99721	564	/* Interrupt Controller Type Register Definitions */
bogdanm	85:024bf7f99721	565	#define SCnSCB_ICTR_INTLINESNUM_Pos 0 /!< ICTR: INTLINESNUM Position /
bogdanm	85:024bf7f99721	566	#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos) /!< ICTR: INTLINESNUM Mask /
bogdanm	85:024bf7f99721	567
bogdanm	85:024bf7f99721	568	/* Auxiliary Control Register Definitions */
bogdanm	85:024bf7f99721	569
bogdanm	85:024bf7f99721	570	#define SCnSCB_ACTLR_DISFOLD_Pos 2 /!< ACTLR: DISFOLD Position /
bogdanm	85:024bf7f99721	571	#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /!< ACTLR: DISFOLD Mask /
bogdanm	85:024bf7f99721	572
bogdanm	85:024bf7f99721	573	#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1 /!< ACTLR: DISDEFWBUF Position /
bogdanm	85:024bf7f99721	574	#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /!< ACTLR: DISDEFWBUF Mask /
bogdanm	85:024bf7f99721	575
bogdanm	85:024bf7f99721	576	#define SCnSCB_ACTLR_DISMCYCINT_Pos 0 /!< ACTLR: DISMCYCINT Position /
bogdanm	85:024bf7f99721	577	#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos) /!< ACTLR: DISMCYCINT Mask /
bogdanm	85:024bf7f99721	578
bogdanm	85:024bf7f99721	579	/@} end of group CMSIS_SCnotSCB /
bogdanm	85:024bf7f99721	580
bogdanm	85:024bf7f99721	581
bogdanm	85:024bf7f99721	582	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	583	\defgroup CMSIS_SysTick System Tick Timer (SysTick)
bogdanm	85:024bf7f99721	584	\brief Type definitions for the System Timer Registers.
bogdanm	85:024bf7f99721	585	@{
bogdanm	85:024bf7f99721	586	*/
bogdanm	85:024bf7f99721	587
bogdanm	85:024bf7f99721	588	/** \brief Structure type to access the System Timer (SysTick).
bogdanm	85:024bf7f99721	589	*/
bogdanm	85:024bf7f99721	590	typedef struct
bogdanm	85:024bf7f99721	591	{
bogdanm	85:024bf7f99721	592	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) SysTick Control and Status Register /
bogdanm	85:024bf7f99721	593	__IO uint32_t LOAD; /!< Offset: 0x004 (R/W) SysTick Reload Value Register /
bogdanm	85:024bf7f99721	594	__IO uint32_t VAL; /!< Offset: 0x008 (R/W) SysTick Current Value Register /
bogdanm	85:024bf7f99721	595	__I uint32_t CALIB; /!< Offset: 0x00C (R/ ) SysTick Calibration Register /
bogdanm	85:024bf7f99721	596	} SysTick_Type;
bogdanm	85:024bf7f99721	597
bogdanm	85:024bf7f99721	598	/* SysTick Control / Status Register Definitions */
bogdanm	85:024bf7f99721	599	#define SysTick_CTRL_COUNTFLAG_Pos 16 /!< SysTick CTRL: COUNTFLAG Position /
bogdanm	85:024bf7f99721	600	#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /!< SysTick CTRL: COUNTFLAG Mask /
bogdanm	85:024bf7f99721	601
bogdanm	85:024bf7f99721	602	#define SysTick_CTRL_CLKSOURCE_Pos 2 /!< SysTick CTRL: CLKSOURCE Position /
bogdanm	85:024bf7f99721	603	#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /!< SysTick CTRL: CLKSOURCE Mask /
bogdanm	85:024bf7f99721	604
bogdanm	85:024bf7f99721	605	#define SysTick_CTRL_TICKINT_Pos 1 /!< SysTick CTRL: TICKINT Position /
bogdanm	85:024bf7f99721	606	#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /!< SysTick CTRL: TICKINT Mask /
bogdanm	85:024bf7f99721	607
bogdanm	85:024bf7f99721	608	#define SysTick_CTRL_ENABLE_Pos 0 /!< SysTick CTRL: ENABLE Position /
bogdanm	85:024bf7f99721	609	#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /!< SysTick CTRL: ENABLE Mask /
bogdanm	85:024bf7f99721	610
bogdanm	85:024bf7f99721	611	/* SysTick Reload Register Definitions */
bogdanm	85:024bf7f99721	612	#define SysTick_LOAD_RELOAD_Pos 0 /!< SysTick LOAD: RELOAD Position /
bogdanm	85:024bf7f99721	613	#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /!< SysTick LOAD: RELOAD Mask /
bogdanm	85:024bf7f99721	614
bogdanm	85:024bf7f99721	615	/* SysTick Current Register Definitions */
bogdanm	85:024bf7f99721	616	#define SysTick_VAL_CURRENT_Pos 0 /!< SysTick VAL: CURRENT Position /
bogdanm	85:024bf7f99721	617	#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick VAL: CURRENT Mask /
bogdanm	85:024bf7f99721	618
bogdanm	85:024bf7f99721	619	/* SysTick Calibration Register Definitions */
bogdanm	85:024bf7f99721	620	#define SysTick_CALIB_NOREF_Pos 31 /!< SysTick CALIB: NOREF Position /
bogdanm	85:024bf7f99721	621	#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /!< SysTick CALIB: NOREF Mask /
bogdanm	85:024bf7f99721	622
bogdanm	85:024bf7f99721	623	#define SysTick_CALIB_SKEW_Pos 30 /!< SysTick CALIB: SKEW Position /
bogdanm	85:024bf7f99721	624	#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /!< SysTick CALIB: SKEW Mask /
bogdanm	85:024bf7f99721	625
bogdanm	85:024bf7f99721	626	#define SysTick_CALIB_TENMS_Pos 0 /!< SysTick CALIB: TENMS Position /
bogdanm	85:024bf7f99721	627	#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /!< SysTick CALIB: TENMS Mask /
bogdanm	85:024bf7f99721	628
bogdanm	85:024bf7f99721	629	/@} end of group CMSIS_SysTick /
bogdanm	85:024bf7f99721	630
bogdanm	85:024bf7f99721	631
bogdanm	85:024bf7f99721	632	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	633	\defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
bogdanm	85:024bf7f99721	634	\brief Type definitions for the Instrumentation Trace Macrocell (ITM)
bogdanm	85:024bf7f99721	635	@{
bogdanm	85:024bf7f99721	636	*/
bogdanm	85:024bf7f99721	637
bogdanm	85:024bf7f99721	638	/** \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
bogdanm	85:024bf7f99721	639	*/
bogdanm	85:024bf7f99721	640	typedef struct
bogdanm	85:024bf7f99721	641	{
bogdanm	85:024bf7f99721	642	__O union
bogdanm	85:024bf7f99721	643	{
bogdanm	85:024bf7f99721	644	__O uint8_t u8; /!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit /
bogdanm	85:024bf7f99721	645	__O uint16_t u16; /!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit /
bogdanm	85:024bf7f99721	646	__O uint32_t u32; /!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit /
bogdanm	85:024bf7f99721	647	} PORT [32]; /!< Offset: 0x000 ( /W) ITM Stimulus Port Registers /
bogdanm	85:024bf7f99721	648	uint32_t RESERVED0[864];
bogdanm	85:024bf7f99721	649	__IO uint32_t TER; /!< Offset: 0xE00 (R/W) ITM Trace Enable Register /
bogdanm	85:024bf7f99721	650	uint32_t RESERVED1[15];
bogdanm	85:024bf7f99721	651	__IO uint32_t TPR; /!< Offset: 0xE40 (R/W) ITM Trace Privilege Register /
bogdanm	85:024bf7f99721	652	uint32_t RESERVED2[15];
bogdanm	85:024bf7f99721	653	__IO uint32_t TCR; /!< Offset: 0xE80 (R/W) ITM Trace Control Register /
bogdanm	85:024bf7f99721	654	uint32_t RESERVED3[29];
bogdanm	85:024bf7f99721	655	__O uint32_t IWR; /!< Offset: 0xEF8 ( /W) ITM Integration Write Register /
bogdanm	85:024bf7f99721	656	__I uint32_t IRR; /!< Offset: 0xEFC (R/ ) ITM Integration Read Register /
bogdanm	85:024bf7f99721	657	__IO uint32_t IMCR; /!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register /
bogdanm	85:024bf7f99721	658	uint32_t RESERVED4[43];
bogdanm	85:024bf7f99721	659	__O uint32_t LAR; /!< Offset: 0xFB0 ( /W) ITM Lock Access Register /
bogdanm	85:024bf7f99721	660	__I uint32_t LSR; /!< Offset: 0xFB4 (R/ ) ITM Lock Status Register /
bogdanm	85:024bf7f99721	661	uint32_t RESERVED5[6];
bogdanm	85:024bf7f99721	662	__I uint32_t PID4; /!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 /
bogdanm	85:024bf7f99721	663	__I uint32_t PID5; /!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 /
bogdanm	85:024bf7f99721	664	__I uint32_t PID6; /!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 /
bogdanm	85:024bf7f99721	665	__I uint32_t PID7; /!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 /
bogdanm	85:024bf7f99721	666	__I uint32_t PID0; /!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 /
bogdanm	85:024bf7f99721	667	__I uint32_t PID1; /!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 /
bogdanm	85:024bf7f99721	668	__I uint32_t PID2; /!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 /
bogdanm	85:024bf7f99721	669	__I uint32_t PID3; /!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 /
bogdanm	85:024bf7f99721	670	__I uint32_t CID0; /!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 /
bogdanm	85:024bf7f99721	671	__I uint32_t CID1; /!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 /
bogdanm	85:024bf7f99721	672	__I uint32_t CID2; /!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 /
bogdanm	85:024bf7f99721	673	__I uint32_t CID3; /!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 /
bogdanm	85:024bf7f99721	674	} ITM_Type;
bogdanm	85:024bf7f99721	675
bogdanm	85:024bf7f99721	676	/* ITM Trace Privilege Register Definitions */
bogdanm	85:024bf7f99721	677	#define ITM_TPR_PRIVMASK_Pos 0 /!< ITM TPR: PRIVMASK Position /
bogdanm	85:024bf7f99721	678	#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos) /!< ITM TPR: PRIVMASK Mask /
bogdanm	85:024bf7f99721	679
bogdanm	85:024bf7f99721	680	/* ITM Trace Control Register Definitions */
bogdanm	85:024bf7f99721	681	#define ITM_TCR_BUSY_Pos 23 /!< ITM TCR: BUSY Position /
bogdanm	85:024bf7f99721	682	#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /!< ITM TCR: BUSY Mask /
bogdanm	85:024bf7f99721	683
bogdanm	85:024bf7f99721	684	#define ITM_TCR_TraceBusID_Pos 16 /!< ITM TCR: ATBID Position /
bogdanm	85:024bf7f99721	685	#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /!< ITM TCR: ATBID Mask /
bogdanm	85:024bf7f99721	686
bogdanm	85:024bf7f99721	687	#define ITM_TCR_GTSFREQ_Pos 10 /!< ITM TCR: Global timestamp frequency Position /
bogdanm	85:024bf7f99721	688	#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /!< ITM TCR: Global timestamp frequency Mask /
bogdanm	85:024bf7f99721	689
bogdanm	85:024bf7f99721	690	#define ITM_TCR_TSPrescale_Pos 8 /!< ITM TCR: TSPrescale Position /
bogdanm	85:024bf7f99721	691	#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /!< ITM TCR: TSPrescale Mask /
bogdanm	85:024bf7f99721	692
bogdanm	85:024bf7f99721	693	#define ITM_TCR_SWOENA_Pos 4 /!< ITM TCR: SWOENA Position /
bogdanm	85:024bf7f99721	694	#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /!< ITM TCR: SWOENA Mask /
bogdanm	85:024bf7f99721	695
bogdanm	85:024bf7f99721	696	#define ITM_TCR_DWTENA_Pos 3 /!< ITM TCR: DWTENA Position /
bogdanm	85:024bf7f99721	697	#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /!< ITM TCR: DWTENA Mask /
bogdanm	85:024bf7f99721	698
bogdanm	85:024bf7f99721	699	#define ITM_TCR_SYNCENA_Pos 2 /!< ITM TCR: SYNCENA Position /
bogdanm	85:024bf7f99721	700	#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /!< ITM TCR: SYNCENA Mask /
bogdanm	85:024bf7f99721	701
bogdanm	85:024bf7f99721	702	#define ITM_TCR_TSENA_Pos 1 /!< ITM TCR: TSENA Position /
bogdanm	85:024bf7f99721	703	#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /!< ITM TCR: TSENA Mask /
bogdanm	85:024bf7f99721	704
bogdanm	85:024bf7f99721	705	#define ITM_TCR_ITMENA_Pos 0 /!< ITM TCR: ITM Enable bit Position /
bogdanm	85:024bf7f99721	706	#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos) /!< ITM TCR: ITM Enable bit Mask /
bogdanm	85:024bf7f99721	707
bogdanm	85:024bf7f99721	708	/* ITM Integration Write Register Definitions */
bogdanm	85:024bf7f99721	709	#define ITM_IWR_ATVALIDM_Pos 0 /!< ITM IWR: ATVALIDM Position /
bogdanm	85:024bf7f99721	710	#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos) /!< ITM IWR: ATVALIDM Mask /
bogdanm	85:024bf7f99721	711
bogdanm	85:024bf7f99721	712	/* ITM Integration Read Register Definitions */
bogdanm	85:024bf7f99721	713	#define ITM_IRR_ATREADYM_Pos 0 /!< ITM IRR: ATREADYM Position /
bogdanm	85:024bf7f99721	714	#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos) /!< ITM IRR: ATREADYM Mask /
bogdanm	85:024bf7f99721	715
bogdanm	85:024bf7f99721	716	/* ITM Integration Mode Control Register Definitions */
bogdanm	85:024bf7f99721	717	#define ITM_IMCR_INTEGRATION_Pos 0 /!< ITM IMCR: INTEGRATION Position /
bogdanm	85:024bf7f99721	718	#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos) /!< ITM IMCR: INTEGRATION Mask /
bogdanm	85:024bf7f99721	719
bogdanm	85:024bf7f99721	720	/* ITM Lock Status Register Definitions */
bogdanm	85:024bf7f99721	721	#define ITM_LSR_ByteAcc_Pos 2 /!< ITM LSR: ByteAcc Position /
bogdanm	85:024bf7f99721	722	#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /!< ITM LSR: ByteAcc Mask /
bogdanm	85:024bf7f99721	723
bogdanm	85:024bf7f99721	724	#define ITM_LSR_Access_Pos 1 /!< ITM LSR: Access Position /
bogdanm	85:024bf7f99721	725	#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /!< ITM LSR: Access Mask /
bogdanm	85:024bf7f99721	726
bogdanm	85:024bf7f99721	727	#define ITM_LSR_Present_Pos 0 /!< ITM LSR: Present Position /
bogdanm	85:024bf7f99721	728	#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos) /!< ITM LSR: Present Mask /
bogdanm	85:024bf7f99721	729
bogdanm	85:024bf7f99721	730	/@}/ /* end of group CMSIS_ITM */
bogdanm	85:024bf7f99721	731
bogdanm	85:024bf7f99721	732
bogdanm	85:024bf7f99721	733	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	734	\defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
bogdanm	85:024bf7f99721	735	\brief Type definitions for the Data Watchpoint and Trace (DWT)
bogdanm	85:024bf7f99721	736	@{
bogdanm	85:024bf7f99721	737	*/
bogdanm	85:024bf7f99721	738
bogdanm	85:024bf7f99721	739	/** \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
bogdanm	85:024bf7f99721	740	*/
bogdanm	85:024bf7f99721	741	typedef struct
bogdanm	85:024bf7f99721	742	{
bogdanm	85:024bf7f99721	743	__IO uint32_t CTRL; /!< Offset: 0x000 (R/W) Control Register /
bogdanm	85:024bf7f99721	744	__IO uint32_t CYCCNT; /!< Offset: 0x004 (R/W) Cycle Count Register /
bogdanm	85:024bf7f99721	745	__IO uint32_t CPICNT; /!< Offset: 0x008 (R/W) CPI Count Register /
bogdanm	85:024bf7f99721	746	__IO uint32_t EXCCNT; /!< Offset: 0x00C (R/W) Exception Overhead Count Register /
bogdanm	85:024bf7f99721	747	__IO uint32_t SLEEPCNT; /!< Offset: 0x010 (R/W) Sleep Count Register /
bogdanm	85:024bf7f99721	748	__IO uint32_t LSUCNT; /!< Offset: 0x014 (R/W) LSU Count Register /
bogdanm	85:024bf7f99721	749	__IO uint32_t FOLDCNT; /!< Offset: 0x018 (R/W) Folded-instruction Count Register /
bogdanm	85:024bf7f99721	750	__I uint32_t PCSR; /!< Offset: 0x01C (R/ ) Program Counter Sample Register /
bogdanm	85:024bf7f99721	751	__IO uint32_t COMP0; /!< Offset: 0x020 (R/W) Comparator Register 0 /
bogdanm	85:024bf7f99721	752	__IO uint32_t MASK0; /!< Offset: 0x024 (R/W) Mask Register 0 /
bogdanm	85:024bf7f99721	753	__IO uint32_t FUNCTION0; /!< Offset: 0x028 (R/W) Function Register 0 /
bogdanm	85:024bf7f99721	754	uint32_t RESERVED0[1];
bogdanm	85:024bf7f99721	755	__IO uint32_t COMP1; /!< Offset: 0x030 (R/W) Comparator Register 1 /
bogdanm	85:024bf7f99721	756	__IO uint32_t MASK1; /!< Offset: 0x034 (R/W) Mask Register 1 /
bogdanm	85:024bf7f99721	757	__IO uint32_t FUNCTION1; /!< Offset: 0x038 (R/W) Function Register 1 /
bogdanm	85:024bf7f99721	758	uint32_t RESERVED1[1];
bogdanm	85:024bf7f99721	759	__IO uint32_t COMP2; /!< Offset: 0x040 (R/W) Comparator Register 2 /
bogdanm	85:024bf7f99721	760	__IO uint32_t MASK2; /!< Offset: 0x044 (R/W) Mask Register 2 /
bogdanm	85:024bf7f99721	761	__IO uint32_t FUNCTION2; /!< Offset: 0x048 (R/W) Function Register 2 /
bogdanm	85:024bf7f99721	762	uint32_t RESERVED2[1];
bogdanm	85:024bf7f99721	763	__IO uint32_t COMP3; /!< Offset: 0x050 (R/W) Comparator Register 3 /
bogdanm	85:024bf7f99721	764	__IO uint32_t MASK3; /!< Offset: 0x054 (R/W) Mask Register 3 /
bogdanm	85:024bf7f99721	765	__IO uint32_t FUNCTION3; /!< Offset: 0x058 (R/W) Function Register 3 /
bogdanm	85:024bf7f99721	766	} DWT_Type;
bogdanm	85:024bf7f99721	767
bogdanm	85:024bf7f99721	768	/* DWT Control Register Definitions */
bogdanm	85:024bf7f99721	769	#define DWT_CTRL_NUMCOMP_Pos 28 /!< DWT CTRL: NUMCOMP Position /
bogdanm	85:024bf7f99721	770	#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /!< DWT CTRL: NUMCOMP Mask /
bogdanm	85:024bf7f99721	771
bogdanm	85:024bf7f99721	772	#define DWT_CTRL_NOTRCPKT_Pos 27 /!< DWT CTRL: NOTRCPKT Position /
bogdanm	85:024bf7f99721	773	#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /!< DWT CTRL: NOTRCPKT Mask /
bogdanm	85:024bf7f99721	774
bogdanm	85:024bf7f99721	775	#define DWT_CTRL_NOEXTTRIG_Pos 26 /!< DWT CTRL: NOEXTTRIG Position /
bogdanm	85:024bf7f99721	776	#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /!< DWT CTRL: NOEXTTRIG Mask /
bogdanm	85:024bf7f99721	777
bogdanm	85:024bf7f99721	778	#define DWT_CTRL_NOCYCCNT_Pos 25 /!< DWT CTRL: NOCYCCNT Position /
bogdanm	85:024bf7f99721	779	#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /!< DWT CTRL: NOCYCCNT Mask /
bogdanm	85:024bf7f99721	780
bogdanm	85:024bf7f99721	781	#define DWT_CTRL_NOPRFCNT_Pos 24 /!< DWT CTRL: NOPRFCNT Position /
bogdanm	85:024bf7f99721	782	#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /!< DWT CTRL: NOPRFCNT Mask /
bogdanm	85:024bf7f99721	783
bogdanm	85:024bf7f99721	784	#define DWT_CTRL_CYCEVTENA_Pos 22 /!< DWT CTRL: CYCEVTENA Position /
bogdanm	85:024bf7f99721	785	#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /!< DWT CTRL: CYCEVTENA Mask /
bogdanm	85:024bf7f99721	786
bogdanm	85:024bf7f99721	787	#define DWT_CTRL_FOLDEVTENA_Pos 21 /!< DWT CTRL: FOLDEVTENA Position /
bogdanm	85:024bf7f99721	788	#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /!< DWT CTRL: FOLDEVTENA Mask /
bogdanm	85:024bf7f99721	789
bogdanm	85:024bf7f99721	790	#define DWT_CTRL_LSUEVTENA_Pos 20 /!< DWT CTRL: LSUEVTENA Position /
bogdanm	85:024bf7f99721	791	#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /!< DWT CTRL: LSUEVTENA Mask /
bogdanm	85:024bf7f99721	792
bogdanm	85:024bf7f99721	793	#define DWT_CTRL_SLEEPEVTENA_Pos 19 /!< DWT CTRL: SLEEPEVTENA Position /
bogdanm	85:024bf7f99721	794	#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /!< DWT CTRL: SLEEPEVTENA Mask /
bogdanm	85:024bf7f99721	795
bogdanm	85:024bf7f99721	796	#define DWT_CTRL_EXCEVTENA_Pos 18 /!< DWT CTRL: EXCEVTENA Position /
bogdanm	85:024bf7f99721	797	#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /!< DWT CTRL: EXCEVTENA Mask /
bogdanm	85:024bf7f99721	798
bogdanm	85:024bf7f99721	799	#define DWT_CTRL_CPIEVTENA_Pos 17 /!< DWT CTRL: CPIEVTENA Position /
bogdanm	85:024bf7f99721	800	#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /!< DWT CTRL: CPIEVTENA Mask /
bogdanm	85:024bf7f99721	801
bogdanm	85:024bf7f99721	802	#define DWT_CTRL_EXCTRCENA_Pos 16 /!< DWT CTRL: EXCTRCENA Position /
bogdanm	85:024bf7f99721	803	#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /!< DWT CTRL: EXCTRCENA Mask /
bogdanm	85:024bf7f99721	804
bogdanm	85:024bf7f99721	805	#define DWT_CTRL_PCSAMPLENA_Pos 12 /!< DWT CTRL: PCSAMPLENA Position /
bogdanm	85:024bf7f99721	806	#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /!< DWT CTRL: PCSAMPLENA Mask /
bogdanm	85:024bf7f99721	807
bogdanm	85:024bf7f99721	808	#define DWT_CTRL_SYNCTAP_Pos 10 /!< DWT CTRL: SYNCTAP Position /
bogdanm	85:024bf7f99721	809	#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /!< DWT CTRL: SYNCTAP Mask /
bogdanm	85:024bf7f99721	810
bogdanm	85:024bf7f99721	811	#define DWT_CTRL_CYCTAP_Pos 9 /!< DWT CTRL: CYCTAP Position /
bogdanm	85:024bf7f99721	812	#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /!< DWT CTRL: CYCTAP Mask /
bogdanm	85:024bf7f99721	813
bogdanm	85:024bf7f99721	814	#define DWT_CTRL_POSTINIT_Pos 5 /!< DWT CTRL: POSTINIT Position /
bogdanm	85:024bf7f99721	815	#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /!< DWT CTRL: POSTINIT Mask /
bogdanm	85:024bf7f99721	816
bogdanm	85:024bf7f99721	817	#define DWT_CTRL_POSTPRESET_Pos 1 /!< DWT CTRL: POSTPRESET Position /
bogdanm	85:024bf7f99721	818	#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /!< DWT CTRL: POSTPRESET Mask /
bogdanm	85:024bf7f99721	819
bogdanm	85:024bf7f99721	820	#define DWT_CTRL_CYCCNTENA_Pos 0 /!< DWT CTRL: CYCCNTENA Position /
bogdanm	85:024bf7f99721	821	#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos) /!< DWT CTRL: CYCCNTENA Mask /
bogdanm	85:024bf7f99721	822
bogdanm	85:024bf7f99721	823	/* DWT CPI Count Register Definitions */
bogdanm	85:024bf7f99721	824	#define DWT_CPICNT_CPICNT_Pos 0 /!< DWT CPICNT: CPICNT Position /
bogdanm	85:024bf7f99721	825	#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos) /!< DWT CPICNT: CPICNT Mask /
bogdanm	85:024bf7f99721	826
bogdanm	85:024bf7f99721	827	/* DWT Exception Overhead Count Register Definitions */
bogdanm	85:024bf7f99721	828	#define DWT_EXCCNT_EXCCNT_Pos 0 /!< DWT EXCCNT: EXCCNT Position /
bogdanm	85:024bf7f99721	829	#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos) /!< DWT EXCCNT: EXCCNT Mask /
bogdanm	85:024bf7f99721	830
bogdanm	85:024bf7f99721	831	/* DWT Sleep Count Register Definitions */
bogdanm	85:024bf7f99721	832	#define DWT_SLEEPCNT_SLEEPCNT_Pos 0 /!< DWT SLEEPCNT: SLEEPCNT Position /
bogdanm	85:024bf7f99721	833	#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos) /!< DWT SLEEPCNT: SLEEPCNT Mask /
bogdanm	85:024bf7f99721	834
bogdanm	85:024bf7f99721	835	/* DWT LSU Count Register Definitions */
bogdanm	85:024bf7f99721	836	#define DWT_LSUCNT_LSUCNT_Pos 0 /!< DWT LSUCNT: LSUCNT Position /
bogdanm	85:024bf7f99721	837	#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos) /!< DWT LSUCNT: LSUCNT Mask /
bogdanm	85:024bf7f99721	838
bogdanm	85:024bf7f99721	839	/* DWT Folded-instruction Count Register Definitions */
bogdanm	85:024bf7f99721	840	#define DWT_FOLDCNT_FOLDCNT_Pos 0 /!< DWT FOLDCNT: FOLDCNT Position /
bogdanm	85:024bf7f99721	841	#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos) /!< DWT FOLDCNT: FOLDCNT Mask /
bogdanm	85:024bf7f99721	842
bogdanm	85:024bf7f99721	843	/* DWT Comparator Mask Register Definitions */
bogdanm	85:024bf7f99721	844	#define DWT_MASK_MASK_Pos 0 /!< DWT MASK: MASK Position /
bogdanm	85:024bf7f99721	845	#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos) /!< DWT MASK: MASK Mask /
bogdanm	85:024bf7f99721	846
bogdanm	85:024bf7f99721	847	/* DWT Comparator Function Register Definitions */
bogdanm	85:024bf7f99721	848	#define DWT_FUNCTION_MATCHED_Pos 24 /!< DWT FUNCTION: MATCHED Position /
bogdanm	85:024bf7f99721	849	#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /!< DWT FUNCTION: MATCHED Mask /
bogdanm	85:024bf7f99721	850
bogdanm	85:024bf7f99721	851	#define DWT_FUNCTION_DATAVADDR1_Pos 16 /!< DWT FUNCTION: DATAVADDR1 Position /
bogdanm	85:024bf7f99721	852	#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /!< DWT FUNCTION: DATAVADDR1 Mask /
bogdanm	85:024bf7f99721	853
bogdanm	85:024bf7f99721	854	#define DWT_FUNCTION_DATAVADDR0_Pos 12 /!< DWT FUNCTION: DATAVADDR0 Position /
bogdanm	85:024bf7f99721	855	#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /!< DWT FUNCTION: DATAVADDR0 Mask /
bogdanm	85:024bf7f99721	856
bogdanm	85:024bf7f99721	857	#define DWT_FUNCTION_DATAVSIZE_Pos 10 /!< DWT FUNCTION: DATAVSIZE Position /
bogdanm	85:024bf7f99721	858	#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /!< DWT FUNCTION: DATAVSIZE Mask /
bogdanm	85:024bf7f99721	859
bogdanm	85:024bf7f99721	860	#define DWT_FUNCTION_LNK1ENA_Pos 9 /!< DWT FUNCTION: LNK1ENA Position /
bogdanm	85:024bf7f99721	861	#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /!< DWT FUNCTION: LNK1ENA Mask /
bogdanm	85:024bf7f99721	862
bogdanm	85:024bf7f99721	863	#define DWT_FUNCTION_DATAVMATCH_Pos 8 /!< DWT FUNCTION: DATAVMATCH Position /
bogdanm	85:024bf7f99721	864	#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /!< DWT FUNCTION: DATAVMATCH Mask /
bogdanm	85:024bf7f99721	865
bogdanm	85:024bf7f99721	866	#define DWT_FUNCTION_CYCMATCH_Pos 7 /!< DWT FUNCTION: CYCMATCH Position /
bogdanm	85:024bf7f99721	867	#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /!< DWT FUNCTION: CYCMATCH Mask /
bogdanm	85:024bf7f99721	868
bogdanm	85:024bf7f99721	869	#define DWT_FUNCTION_EMITRANGE_Pos 5 /!< DWT FUNCTION: EMITRANGE Position /
bogdanm	85:024bf7f99721	870	#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /!< DWT FUNCTION: EMITRANGE Mask /
bogdanm	85:024bf7f99721	871
bogdanm	85:024bf7f99721	872	#define DWT_FUNCTION_FUNCTION_Pos 0 /!< DWT FUNCTION: FUNCTION Position /
bogdanm	85:024bf7f99721	873	#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos) /!< DWT FUNCTION: FUNCTION Mask /
bogdanm	85:024bf7f99721	874
bogdanm	85:024bf7f99721	875	/@}/ /* end of group CMSIS_DWT */
bogdanm	85:024bf7f99721	876
bogdanm	85:024bf7f99721	877
bogdanm	85:024bf7f99721	878	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	879	\defgroup CMSIS_TPI Trace Port Interface (TPI)
bogdanm	85:024bf7f99721	880	\brief Type definitions for the Trace Port Interface (TPI)
bogdanm	85:024bf7f99721	881	@{
bogdanm	85:024bf7f99721	882	*/
bogdanm	85:024bf7f99721	883
bogdanm	85:024bf7f99721	884	/** \brief Structure type to access the Trace Port Interface Register (TPI).
bogdanm	85:024bf7f99721	885	*/
bogdanm	85:024bf7f99721	886	typedef struct
bogdanm	85:024bf7f99721	887	{
bogdanm	85:024bf7f99721	888	__IO uint32_t SSPSR; /!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register /
bogdanm	85:024bf7f99721	889	__IO uint32_t CSPSR; /!< Offset: 0x004 (R/W) Current Parallel Port Size Register /
bogdanm	85:024bf7f99721	890	uint32_t RESERVED0[2];
bogdanm	85:024bf7f99721	891	__IO uint32_t ACPR; /!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register /
bogdanm	85:024bf7f99721	892	uint32_t RESERVED1[55];
bogdanm	85:024bf7f99721	893	__IO uint32_t SPPR; /!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register /
bogdanm	85:024bf7f99721	894	uint32_t RESERVED2[131];
bogdanm	85:024bf7f99721	895	__I uint32_t FFSR; /!< Offset: 0x300 (R/ ) Formatter and Flush Status Register /
bogdanm	85:024bf7f99721	896	__IO uint32_t FFCR; /!< Offset: 0x304 (R/W) Formatter and Flush Control Register /
bogdanm	85:024bf7f99721	897	__I uint32_t FSCR; /!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register /
bogdanm	85:024bf7f99721	898	uint32_t RESERVED3[759];
bogdanm	85:024bf7f99721	899	__I uint32_t TRIGGER; /!< Offset: 0xEE8 (R/ ) TRIGGER /
bogdanm	85:024bf7f99721	900	__I uint32_t FIFO0; /!< Offset: 0xEEC (R/ ) Integration ETM Data /
bogdanm	85:024bf7f99721	901	__I uint32_t ITATBCTR2; /!< Offset: 0xEF0 (R/ ) ITATBCTR2 /
bogdanm	85:024bf7f99721	902	uint32_t RESERVED4[1];
bogdanm	85:024bf7f99721	903	__I uint32_t ITATBCTR0; /!< Offset: 0xEF8 (R/ ) ITATBCTR0 /
bogdanm	85:024bf7f99721	904	__I uint32_t FIFO1; /!< Offset: 0xEFC (R/ ) Integration ITM Data /
bogdanm	85:024bf7f99721	905	__IO uint32_t ITCTRL; /!< Offset: 0xF00 (R/W) Integration Mode Control /
bogdanm	85:024bf7f99721	906	uint32_t RESERVED5[39];
bogdanm	85:024bf7f99721	907	__IO uint32_t CLAIMSET; /!< Offset: 0xFA0 (R/W) Claim tag set /
bogdanm	85:024bf7f99721	908	__IO uint32_t CLAIMCLR; /!< Offset: 0xFA4 (R/W) Claim tag clear /
bogdanm	85:024bf7f99721	909	uint32_t RESERVED7[8];
bogdanm	85:024bf7f99721	910	__I uint32_t DEVID; /!< Offset: 0xFC8 (R/ ) TPIU_DEVID /
bogdanm	85:024bf7f99721	911	__I uint32_t DEVTYPE; /!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE /
bogdanm	85:024bf7f99721	912	} TPI_Type;
bogdanm	85:024bf7f99721	913
bogdanm	85:024bf7f99721	914	/* TPI Asynchronous Clock Prescaler Register Definitions */
bogdanm	85:024bf7f99721	915	#define TPI_ACPR_PRESCALER_Pos 0 /!< TPI ACPR: PRESCALER Position /
bogdanm	85:024bf7f99721	916	#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos) /!< TPI ACPR: PRESCALER Mask /
bogdanm	85:024bf7f99721	917
bogdanm	85:024bf7f99721	918	/* TPI Selected Pin Protocol Register Definitions */
bogdanm	85:024bf7f99721	919	#define TPI_SPPR_TXMODE_Pos 0 /!< TPI SPPR: TXMODE Position /
bogdanm	85:024bf7f99721	920	#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos) /!< TPI SPPR: TXMODE Mask /
bogdanm	85:024bf7f99721	921
bogdanm	85:024bf7f99721	922	/* TPI Formatter and Flush Status Register Definitions */
bogdanm	85:024bf7f99721	923	#define TPI_FFSR_FtNonStop_Pos 3 /!< TPI FFSR: FtNonStop Position /
bogdanm	85:024bf7f99721	924	#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /!< TPI FFSR: FtNonStop Mask /
bogdanm	85:024bf7f99721	925
bogdanm	85:024bf7f99721	926	#define TPI_FFSR_TCPresent_Pos 2 /!< TPI FFSR: TCPresent Position /
bogdanm	85:024bf7f99721	927	#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /!< TPI FFSR: TCPresent Mask /
bogdanm	85:024bf7f99721	928
bogdanm	85:024bf7f99721	929	#define TPI_FFSR_FtStopped_Pos 1 /!< TPI FFSR: FtStopped Position /
bogdanm	85:024bf7f99721	930	#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /!< TPI FFSR: FtStopped Mask /
bogdanm	85:024bf7f99721	931
bogdanm	85:024bf7f99721	932	#define TPI_FFSR_FlInProg_Pos 0 /!< TPI FFSR: FlInProg Position /
bogdanm	85:024bf7f99721	933	#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos) /!< TPI FFSR: FlInProg Mask /
bogdanm	85:024bf7f99721	934
bogdanm	85:024bf7f99721	935	/* TPI Formatter and Flush Control Register Definitions */
bogdanm	85:024bf7f99721	936	#define TPI_FFCR_TrigIn_Pos 8 /!< TPI FFCR: TrigIn Position /
bogdanm	85:024bf7f99721	937	#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /!< TPI FFCR: TrigIn Mask /
bogdanm	85:024bf7f99721	938
bogdanm	85:024bf7f99721	939	#define TPI_FFCR_EnFCont_Pos 1 /!< TPI FFCR: EnFCont Position /
bogdanm	85:024bf7f99721	940	#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /!< TPI FFCR: EnFCont Mask /
bogdanm	85:024bf7f99721	941
bogdanm	85:024bf7f99721	942	/* TPI TRIGGER Register Definitions */
bogdanm	85:024bf7f99721	943	#define TPI_TRIGGER_TRIGGER_Pos 0 /!< TPI TRIGGER: TRIGGER Position /
bogdanm	85:024bf7f99721	944	#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos) /!< TPI TRIGGER: TRIGGER Mask /
bogdanm	85:024bf7f99721	945
bogdanm	85:024bf7f99721	946	/* TPI Integration ETM Data Register Definitions (FIFO0) */
bogdanm	85:024bf7f99721	947	#define TPI_FIFO0_ITM_ATVALID_Pos 29 /!< TPI FIFO0: ITM_ATVALID Position /
bogdanm	85:024bf7f99721	948	#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /!< TPI FIFO0: ITM_ATVALID Mask /
bogdanm	85:024bf7f99721	949
bogdanm	85:024bf7f99721	950	#define TPI_FIFO0_ITM_bytecount_Pos 27 /!< TPI FIFO0: ITM_bytecount Position /
bogdanm	85:024bf7f99721	951	#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /!< TPI FIFO0: ITM_bytecount Mask /
bogdanm	85:024bf7f99721	952
bogdanm	85:024bf7f99721	953	#define TPI_FIFO0_ETM_ATVALID_Pos 26 /!< TPI FIFO0: ETM_ATVALID Position /
bogdanm	85:024bf7f99721	954	#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /!< TPI FIFO0: ETM_ATVALID Mask /
bogdanm	85:024bf7f99721	955
bogdanm	85:024bf7f99721	956	#define TPI_FIFO0_ETM_bytecount_Pos 24 /!< TPI FIFO0: ETM_bytecount Position /
bogdanm	85:024bf7f99721	957	#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /!< TPI FIFO0: ETM_bytecount Mask /
bogdanm	85:024bf7f99721	958
bogdanm	85:024bf7f99721	959	#define TPI_FIFO0_ETM2_Pos 16 /!< TPI FIFO0: ETM2 Position /
bogdanm	85:024bf7f99721	960	#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /!< TPI FIFO0: ETM2 Mask /
bogdanm	85:024bf7f99721	961
bogdanm	85:024bf7f99721	962	#define TPI_FIFO0_ETM1_Pos 8 /!< TPI FIFO0: ETM1 Position /
bogdanm	85:024bf7f99721	963	#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /!< TPI FIFO0: ETM1 Mask /
bogdanm	85:024bf7f99721	964
bogdanm	85:024bf7f99721	965	#define TPI_FIFO0_ETM0_Pos 0 /!< TPI FIFO0: ETM0 Position /
bogdanm	85:024bf7f99721	966	#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos) /!< TPI FIFO0: ETM0 Mask /
bogdanm	85:024bf7f99721	967
bogdanm	85:024bf7f99721	968	/* TPI ITATBCTR2 Register Definitions */
bogdanm	85:024bf7f99721	969	#define TPI_ITATBCTR2_ATREADY_Pos 0 /!< TPI ITATBCTR2: ATREADY Position /
bogdanm	85:024bf7f99721	970	#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos) /!< TPI ITATBCTR2: ATREADY Mask /
bogdanm	85:024bf7f99721	971
bogdanm	85:024bf7f99721	972	/* TPI Integration ITM Data Register Definitions (FIFO1) */
bogdanm	85:024bf7f99721	973	#define TPI_FIFO1_ITM_ATVALID_Pos 29 /!< TPI FIFO1: ITM_ATVALID Position /
bogdanm	85:024bf7f99721	974	#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /!< TPI FIFO1: ITM_ATVALID Mask /
bogdanm	85:024bf7f99721	975
bogdanm	85:024bf7f99721	976	#define TPI_FIFO1_ITM_bytecount_Pos 27 /!< TPI FIFO1: ITM_bytecount Position /
bogdanm	85:024bf7f99721	977	#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /!< TPI FIFO1: ITM_bytecount Mask /
bogdanm	85:024bf7f99721	978
bogdanm	85:024bf7f99721	979	#define TPI_FIFO1_ETM_ATVALID_Pos 26 /!< TPI FIFO1: ETM_ATVALID Position /
bogdanm	85:024bf7f99721	980	#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /!< TPI FIFO1: ETM_ATVALID Mask /
bogdanm	85:024bf7f99721	981
bogdanm	85:024bf7f99721	982	#define TPI_FIFO1_ETM_bytecount_Pos 24 /!< TPI FIFO1: ETM_bytecount Position /
bogdanm	85:024bf7f99721	983	#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /!< TPI FIFO1: ETM_bytecount Mask /
bogdanm	85:024bf7f99721	984
bogdanm	85:024bf7f99721	985	#define TPI_FIFO1_ITM2_Pos 16 /!< TPI FIFO1: ITM2 Position /
bogdanm	85:024bf7f99721	986	#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /!< TPI FIFO1: ITM2 Mask /
bogdanm	85:024bf7f99721	987
bogdanm	85:024bf7f99721	988	#define TPI_FIFO1_ITM1_Pos 8 /!< TPI FIFO1: ITM1 Position /
bogdanm	85:024bf7f99721	989	#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /!< TPI FIFO1: ITM1 Mask /
bogdanm	85:024bf7f99721	990
bogdanm	85:024bf7f99721	991	#define TPI_FIFO1_ITM0_Pos 0 /!< TPI FIFO1: ITM0 Position /
bogdanm	85:024bf7f99721	992	#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos) /!< TPI FIFO1: ITM0 Mask /
bogdanm	85:024bf7f99721	993
bogdanm	85:024bf7f99721	994	/* TPI ITATBCTR0 Register Definitions */
bogdanm	85:024bf7f99721	995	#define TPI_ITATBCTR0_ATREADY_Pos 0 /!< TPI ITATBCTR0: ATREADY Position /
bogdanm	85:024bf7f99721	996	#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos) /!< TPI ITATBCTR0: ATREADY Mask /
bogdanm	85:024bf7f99721	997
bogdanm	85:024bf7f99721	998	/* TPI Integration Mode Control Register Definitions */
bogdanm	85:024bf7f99721	999	#define TPI_ITCTRL_Mode_Pos 0 /!< TPI ITCTRL: Mode Position /
bogdanm	85:024bf7f99721	1000	#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos) /!< TPI ITCTRL: Mode Mask /
bogdanm	85:024bf7f99721	1001
bogdanm	85:024bf7f99721	1002	/* TPI DEVID Register Definitions */
bogdanm	85:024bf7f99721	1003	#define TPI_DEVID_NRZVALID_Pos 11 /!< TPI DEVID: NRZVALID Position /
bogdanm	85:024bf7f99721	1004	#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /!< TPI DEVID: NRZVALID Mask /
bogdanm	85:024bf7f99721	1005
bogdanm	85:024bf7f99721	1006	#define TPI_DEVID_MANCVALID_Pos 10 /!< TPI DEVID: MANCVALID Position /
bogdanm	85:024bf7f99721	1007	#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /!< TPI DEVID: MANCVALID Mask /
bogdanm	85:024bf7f99721	1008
bogdanm	85:024bf7f99721	1009	#define TPI_DEVID_PTINVALID_Pos 9 /!< TPI DEVID: PTINVALID Position /
bogdanm	85:024bf7f99721	1010	#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /!< TPI DEVID: PTINVALID Mask /
bogdanm	85:024bf7f99721	1011
bogdanm	85:024bf7f99721	1012	#define TPI_DEVID_MinBufSz_Pos 6 /!< TPI DEVID: MinBufSz Position /
bogdanm	85:024bf7f99721	1013	#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /!< TPI DEVID: MinBufSz Mask /
bogdanm	85:024bf7f99721	1014
bogdanm	85:024bf7f99721	1015	#define TPI_DEVID_AsynClkIn_Pos 5 /!< TPI DEVID: AsynClkIn Position /
bogdanm	85:024bf7f99721	1016	#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /!< TPI DEVID: AsynClkIn Mask /
bogdanm	85:024bf7f99721	1017
bogdanm	85:024bf7f99721	1018	#define TPI_DEVID_NrTraceInput_Pos 0 /!< TPI DEVID: NrTraceInput Position /
bogdanm	85:024bf7f99721	1019	#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos) /!< TPI DEVID: NrTraceInput Mask /
bogdanm	85:024bf7f99721	1020
bogdanm	85:024bf7f99721	1021	/* TPI DEVTYPE Register Definitions */
bogdanm	85:024bf7f99721	1022	#define TPI_DEVTYPE_SubType_Pos 0 /!< TPI DEVTYPE: SubType Position /
bogdanm	85:024bf7f99721	1023	#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos) /!< TPI DEVTYPE: SubType Mask /
bogdanm	85:024bf7f99721	1024
bogdanm	85:024bf7f99721	1025	#define TPI_DEVTYPE_MajorType_Pos 4 /!< TPI DEVTYPE: MajorType Position /
bogdanm	85:024bf7f99721	1026	#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /!< TPI DEVTYPE: MajorType Mask /
bogdanm	85:024bf7f99721	1027
bogdanm	85:024bf7f99721	1028	/@}/ /* end of group CMSIS_TPI */
bogdanm	85:024bf7f99721	1029
bogdanm	85:024bf7f99721	1030
bogdanm	85:024bf7f99721	1031	#if (__MPU_PRESENT == 1)
bogdanm	85:024bf7f99721	1032	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	1033	\defgroup CMSIS_MPU Memory Protection Unit (MPU)
bogdanm	85:024bf7f99721	1034	\brief Type definitions for the Memory Protection Unit (MPU)
bogdanm	85:024bf7f99721	1035	@{
bogdanm	85:024bf7f99721	1036	*/
bogdanm	85:024bf7f99721	1037
bogdanm	85:024bf7f99721	1038	/** \brief Structure type to access the Memory Protection Unit (MPU).
bogdanm	85:024bf7f99721	1039	*/
bogdanm	85:024bf7f99721	1040	typedef struct
bogdanm	85:024bf7f99721	1041	{
bogdanm	85:024bf7f99721	1042	__I uint32_t TYPE; /!< Offset: 0x000 (R/ ) MPU Type Register /
bogdanm	85:024bf7f99721	1043	__IO uint32_t CTRL; /!< Offset: 0x004 (R/W) MPU Control Register /
bogdanm	85:024bf7f99721	1044	__IO uint32_t RNR; /!< Offset: 0x008 (R/W) MPU Region RNRber Register /
bogdanm	85:024bf7f99721	1045	__IO uint32_t RBAR; /!< Offset: 0x00C (R/W) MPU Region Base Address Register /
bogdanm	85:024bf7f99721	1046	__IO uint32_t RASR; /!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register /
bogdanm	85:024bf7f99721	1047	__IO uint32_t RBAR_A1; /!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register /
bogdanm	85:024bf7f99721	1048	__IO uint32_t RASR_A1; /!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register /
bogdanm	85:024bf7f99721	1049	__IO uint32_t RBAR_A2; /!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register /
bogdanm	85:024bf7f99721	1050	__IO uint32_t RASR_A2; /!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register /
bogdanm	85:024bf7f99721	1051	__IO uint32_t RBAR_A3; /!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register /
bogdanm	85:024bf7f99721	1052	__IO uint32_t RASR_A3; /!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register /
bogdanm	85:024bf7f99721	1053	} MPU_Type;
bogdanm	85:024bf7f99721	1054
bogdanm	85:024bf7f99721	1055	/* MPU Type Register */
bogdanm	85:024bf7f99721	1056	#define MPU_TYPE_IREGION_Pos 16 /!< MPU TYPE: IREGION Position /
bogdanm	85:024bf7f99721	1057	#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /!< MPU TYPE: IREGION Mask /
bogdanm	85:024bf7f99721	1058
bogdanm	85:024bf7f99721	1059	#define MPU_TYPE_DREGION_Pos 8 /!< MPU TYPE: DREGION Position /
bogdanm	85:024bf7f99721	1060	#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /!< MPU TYPE: DREGION Mask /
bogdanm	85:024bf7f99721	1061
bogdanm	85:024bf7f99721	1062	#define MPU_TYPE_SEPARATE_Pos 0 /!< MPU TYPE: SEPARATE Position /
bogdanm	85:024bf7f99721	1063	#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos) /!< MPU TYPE: SEPARATE Mask /
bogdanm	85:024bf7f99721	1064
bogdanm	85:024bf7f99721	1065	/* MPU Control Register */
bogdanm	85:024bf7f99721	1066	#define MPU_CTRL_PRIVDEFENA_Pos 2 /!< MPU CTRL: PRIVDEFENA Position /
bogdanm	85:024bf7f99721	1067	#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /!< MPU CTRL: PRIVDEFENA Mask /
bogdanm	85:024bf7f99721	1068
bogdanm	85:024bf7f99721	1069	#define MPU_CTRL_HFNMIENA_Pos 1 /!< MPU CTRL: HFNMIENA Position /
bogdanm	85:024bf7f99721	1070	#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /!< MPU CTRL: HFNMIENA Mask /
bogdanm	85:024bf7f99721	1071
bogdanm	85:024bf7f99721	1072	#define MPU_CTRL_ENABLE_Pos 0 /!< MPU CTRL: ENABLE Position /
bogdanm	85:024bf7f99721	1073	#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos) /!< MPU CTRL: ENABLE Mask /
bogdanm	85:024bf7f99721	1074
bogdanm	85:024bf7f99721	1075	/* MPU Region Number Register */
bogdanm	85:024bf7f99721	1076	#define MPU_RNR_REGION_Pos 0 /!< MPU RNR: REGION Position /
bogdanm	85:024bf7f99721	1077	#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos) /!< MPU RNR: REGION Mask /
bogdanm	85:024bf7f99721	1078
bogdanm	85:024bf7f99721	1079	/* MPU Region Base Address Register */
bogdanm	85:024bf7f99721	1080	#define MPU_RBAR_ADDR_Pos 5 /!< MPU RBAR: ADDR Position /
bogdanm	85:024bf7f99721	1081	#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /!< MPU RBAR: ADDR Mask /
bogdanm	85:024bf7f99721	1082
bogdanm	85:024bf7f99721	1083	#define MPU_RBAR_VALID_Pos 4 /!< MPU RBAR: VALID Position /
bogdanm	85:024bf7f99721	1084	#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /!< MPU RBAR: VALID Mask /
bogdanm	85:024bf7f99721	1085
bogdanm	85:024bf7f99721	1086	#define MPU_RBAR_REGION_Pos 0 /!< MPU RBAR: REGION Position /
bogdanm	85:024bf7f99721	1087	#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos) /!< MPU RBAR: REGION Mask /
bogdanm	85:024bf7f99721	1088
bogdanm	85:024bf7f99721	1089	/* MPU Region Attribute and Size Register */
bogdanm	85:024bf7f99721	1090	#define MPU_RASR_ATTRS_Pos 16 /!< MPU RASR: MPU Region Attribute field Position /
bogdanm	85:024bf7f99721	1091	#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /!< MPU RASR: MPU Region Attribute field Mask /
bogdanm	85:024bf7f99721	1092
bogdanm	85:024bf7f99721	1093	#define MPU_RASR_XN_Pos 28 /!< MPU RASR: ATTRS.XN Position /
bogdanm	85:024bf7f99721	1094	#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /!< MPU RASR: ATTRS.XN Mask /
bogdanm	85:024bf7f99721	1095
bogdanm	85:024bf7f99721	1096	#define MPU_RASR_AP_Pos 24 /!< MPU RASR: ATTRS.AP Position /
bogdanm	85:024bf7f99721	1097	#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /!< MPU RASR: ATTRS.AP Mask /
bogdanm	85:024bf7f99721	1098
bogdanm	85:024bf7f99721	1099	#define MPU_RASR_TEX_Pos 19 /!< MPU RASR: ATTRS.TEX Position /
bogdanm	85:024bf7f99721	1100	#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /!< MPU RASR: ATTRS.TEX Mask /
bogdanm	85:024bf7f99721	1101
bogdanm	85:024bf7f99721	1102	#define MPU_RASR_S_Pos 18 /!< MPU RASR: ATTRS.S Position /
bogdanm	85:024bf7f99721	1103	#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /!< MPU RASR: ATTRS.S Mask /
bogdanm	85:024bf7f99721	1104
bogdanm	85:024bf7f99721	1105	#define MPU_RASR_C_Pos 17 /!< MPU RASR: ATTRS.C Position /
bogdanm	85:024bf7f99721	1106	#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /!< MPU RASR: ATTRS.C Mask /
bogdanm	85:024bf7f99721	1107
bogdanm	85:024bf7f99721	1108	#define MPU_RASR_B_Pos 16 /!< MPU RASR: ATTRS.B Position /
bogdanm	85:024bf7f99721	1109	#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /!< MPU RASR: ATTRS.B Mask /
bogdanm	85:024bf7f99721	1110
bogdanm	85:024bf7f99721	1111	#define MPU_RASR_SRD_Pos 8 /!< MPU RASR: Sub-Region Disable Position /
bogdanm	85:024bf7f99721	1112	#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /!< MPU RASR: Sub-Region Disable Mask /
bogdanm	85:024bf7f99721	1113
bogdanm	85:024bf7f99721	1114	#define MPU_RASR_SIZE_Pos 1 /!< MPU RASR: Region Size Field Position /
bogdanm	85:024bf7f99721	1115	#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /!< MPU RASR: Region Size Field Mask /
bogdanm	85:024bf7f99721	1116
bogdanm	85:024bf7f99721	1117	#define MPU_RASR_ENABLE_Pos 0 /!< MPU RASR: Region enable bit Position /
bogdanm	85:024bf7f99721	1118	#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos) /!< MPU RASR: Region enable bit Disable Mask /
bogdanm	85:024bf7f99721	1119
bogdanm	85:024bf7f99721	1120	/@} end of group CMSIS_MPU /
bogdanm	85:024bf7f99721	1121	#endif
bogdanm	85:024bf7f99721	1122
bogdanm	85:024bf7f99721	1123
bogdanm	85:024bf7f99721	1124	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	1125	\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
bogdanm	85:024bf7f99721	1126	\brief Type definitions for the Core Debug Registers
bogdanm	85:024bf7f99721	1127	@{
bogdanm	85:024bf7f99721	1128	*/
bogdanm	85:024bf7f99721	1129
bogdanm	85:024bf7f99721	1130	/** \brief Structure type to access the Core Debug Register (CoreDebug).
bogdanm	85:024bf7f99721	1131	*/
bogdanm	85:024bf7f99721	1132	typedef struct
bogdanm	85:024bf7f99721	1133	{
bogdanm	85:024bf7f99721	1134	__IO uint32_t DHCSR; /!< Offset: 0x000 (R/W) Debug Halting Control and Status Register /
bogdanm	85:024bf7f99721	1135	__O uint32_t DCRSR; /!< Offset: 0x004 ( /W) Debug Core Register Selector Register /
bogdanm	85:024bf7f99721	1136	__IO uint32_t DCRDR; /!< Offset: 0x008 (R/W) Debug Core Register Data Register /
bogdanm	85:024bf7f99721	1137	__IO uint32_t DEMCR; /!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register /
bogdanm	85:024bf7f99721	1138	} CoreDebug_Type;
bogdanm	85:024bf7f99721	1139
bogdanm	85:024bf7f99721	1140	/* Debug Halting Control and Status Register */
bogdanm	85:024bf7f99721	1141	#define CoreDebug_DHCSR_DBGKEY_Pos 16 /!< CoreDebug DHCSR: DBGKEY Position /
bogdanm	85:024bf7f99721	1142	#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /!< CoreDebug DHCSR: DBGKEY Mask /
bogdanm	85:024bf7f99721	1143
bogdanm	85:024bf7f99721	1144	#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /!< CoreDebug DHCSR: S_RESET_ST Position /
bogdanm	85:024bf7f99721	1145	#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /!< CoreDebug DHCSR: S_RESET_ST Mask /
bogdanm	85:024bf7f99721	1146
bogdanm	85:024bf7f99721	1147	#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /!< CoreDebug DHCSR: S_RETIRE_ST Position /
bogdanm	85:024bf7f99721	1148	#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /!< CoreDebug DHCSR: S_RETIRE_ST Mask /
bogdanm	85:024bf7f99721	1149
bogdanm	85:024bf7f99721	1150	#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /!< CoreDebug DHCSR: S_LOCKUP Position /
bogdanm	85:024bf7f99721	1151	#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /!< CoreDebug DHCSR: S_LOCKUP Mask /
bogdanm	85:024bf7f99721	1152
bogdanm	85:024bf7f99721	1153	#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /!< CoreDebug DHCSR: S_SLEEP Position /
bogdanm	85:024bf7f99721	1154	#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /!< CoreDebug DHCSR: S_SLEEP Mask /
bogdanm	85:024bf7f99721	1155
bogdanm	85:024bf7f99721	1156	#define CoreDebug_DHCSR_S_HALT_Pos 17 /!< CoreDebug DHCSR: S_HALT Position /
bogdanm	85:024bf7f99721	1157	#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /!< CoreDebug DHCSR: S_HALT Mask /
bogdanm	85:024bf7f99721	1158
bogdanm	85:024bf7f99721	1159	#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /!< CoreDebug DHCSR: S_REGRDY Position /
bogdanm	85:024bf7f99721	1160	#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /!< CoreDebug DHCSR: S_REGRDY Mask /
bogdanm	85:024bf7f99721	1161
bogdanm	85:024bf7f99721	1162	#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /!< CoreDebug DHCSR: C_SNAPSTALL Position /
bogdanm	85:024bf7f99721	1163	#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /!< CoreDebug DHCSR: C_SNAPSTALL Mask /
bogdanm	85:024bf7f99721	1164
bogdanm	85:024bf7f99721	1165	#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /!< CoreDebug DHCSR: C_MASKINTS Position /
bogdanm	85:024bf7f99721	1166	#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /!< CoreDebug DHCSR: C_MASKINTS Mask /
bogdanm	85:024bf7f99721	1167
bogdanm	85:024bf7f99721	1168	#define CoreDebug_DHCSR_C_STEP_Pos 2 /!< CoreDebug DHCSR: C_STEP Position /
bogdanm	85:024bf7f99721	1169	#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /!< CoreDebug DHCSR: C_STEP Mask /
bogdanm	85:024bf7f99721	1170
bogdanm	85:024bf7f99721	1171	#define CoreDebug_DHCSR_C_HALT_Pos 1 /!< CoreDebug DHCSR: C_HALT Position /
bogdanm	85:024bf7f99721	1172	#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /!< CoreDebug DHCSR: C_HALT Mask /
bogdanm	85:024bf7f99721	1173
bogdanm	85:024bf7f99721	1174	#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /!< CoreDebug DHCSR: C_DEBUGEN Position /
bogdanm	85:024bf7f99721	1175	#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos) /!< CoreDebug DHCSR: C_DEBUGEN Mask /
bogdanm	85:024bf7f99721	1176
bogdanm	85:024bf7f99721	1177	/* Debug Core Register Selector Register */
bogdanm	85:024bf7f99721	1178	#define CoreDebug_DCRSR_REGWnR_Pos 16 /!< CoreDebug DCRSR: REGWnR Position /
bogdanm	85:024bf7f99721	1179	#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /!< CoreDebug DCRSR: REGWnR Mask /
bogdanm	85:024bf7f99721	1180
bogdanm	85:024bf7f99721	1181	#define CoreDebug_DCRSR_REGSEL_Pos 0 /!< CoreDebug DCRSR: REGSEL Position /
bogdanm	85:024bf7f99721	1182	#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos) /!< CoreDebug DCRSR: REGSEL Mask /
bogdanm	85:024bf7f99721	1183
bogdanm	85:024bf7f99721	1184	/* Debug Exception and Monitor Control Register */
bogdanm	85:024bf7f99721	1185	#define CoreDebug_DEMCR_TRCENA_Pos 24 /!< CoreDebug DEMCR: TRCENA Position /
bogdanm	85:024bf7f99721	1186	#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /!< CoreDebug DEMCR: TRCENA Mask /
bogdanm	85:024bf7f99721	1187
bogdanm	85:024bf7f99721	1188	#define CoreDebug_DEMCR_MON_REQ_Pos 19 /!< CoreDebug DEMCR: MON_REQ Position /
bogdanm	85:024bf7f99721	1189	#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /!< CoreDebug DEMCR: MON_REQ Mask /
bogdanm	85:024bf7f99721	1190
bogdanm	85:024bf7f99721	1191	#define CoreDebug_DEMCR_MON_STEP_Pos 18 /!< CoreDebug DEMCR: MON_STEP Position /
bogdanm	85:024bf7f99721	1192	#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /!< CoreDebug DEMCR: MON_STEP Mask /
bogdanm	85:024bf7f99721	1193
bogdanm	85:024bf7f99721	1194	#define CoreDebug_DEMCR_MON_PEND_Pos 17 /!< CoreDebug DEMCR: MON_PEND Position /
bogdanm	85:024bf7f99721	1195	#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /!< CoreDebug DEMCR: MON_PEND Mask /
bogdanm	85:024bf7f99721	1196
bogdanm	85:024bf7f99721	1197	#define CoreDebug_DEMCR_MON_EN_Pos 16 /!< CoreDebug DEMCR: MON_EN Position /
bogdanm	85:024bf7f99721	1198	#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /!< CoreDebug DEMCR: MON_EN Mask /
bogdanm	85:024bf7f99721	1199
bogdanm	85:024bf7f99721	1200	#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /!< CoreDebug DEMCR: VC_HARDERR Position /
bogdanm	85:024bf7f99721	1201	#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /!< CoreDebug DEMCR: VC_HARDERR Mask /
bogdanm	85:024bf7f99721	1202
bogdanm	85:024bf7f99721	1203	#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /!< CoreDebug DEMCR: VC_INTERR Position /
bogdanm	85:024bf7f99721	1204	#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /!< CoreDebug DEMCR: VC_INTERR Mask /
bogdanm	85:024bf7f99721	1205
bogdanm	85:024bf7f99721	1206	#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /!< CoreDebug DEMCR: VC_BUSERR Position /
bogdanm	85:024bf7f99721	1207	#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /!< CoreDebug DEMCR: VC_BUSERR Mask /
bogdanm	85:024bf7f99721	1208
bogdanm	85:024bf7f99721	1209	#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /!< CoreDebug DEMCR: VC_STATERR Position /
bogdanm	85:024bf7f99721	1210	#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /!< CoreDebug DEMCR: VC_STATERR Mask /
bogdanm	85:024bf7f99721	1211
bogdanm	85:024bf7f99721	1212	#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /!< CoreDebug DEMCR: VC_CHKERR Position /
bogdanm	85:024bf7f99721	1213	#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /!< CoreDebug DEMCR: VC_CHKERR Mask /
bogdanm	85:024bf7f99721	1214
bogdanm	85:024bf7f99721	1215	#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /!< CoreDebug DEMCR: VC_NOCPERR Position /
bogdanm	85:024bf7f99721	1216	#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /!< CoreDebug DEMCR: VC_NOCPERR Mask /
bogdanm	85:024bf7f99721	1217
bogdanm	85:024bf7f99721	1218	#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /!< CoreDebug DEMCR: VC_MMERR Position /
bogdanm	85:024bf7f99721	1219	#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /!< CoreDebug DEMCR: VC_MMERR Mask /
bogdanm	85:024bf7f99721	1220
bogdanm	85:024bf7f99721	1221	#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /!< CoreDebug DEMCR: VC_CORERESET Position /
bogdanm	85:024bf7f99721	1222	#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos) /!< CoreDebug DEMCR: VC_CORERESET Mask /
bogdanm	85:024bf7f99721	1223
bogdanm	85:024bf7f99721	1224	/@} end of group CMSIS_CoreDebug /
bogdanm	85:024bf7f99721	1225
bogdanm	85:024bf7f99721	1226
bogdanm	85:024bf7f99721	1227	/** \ingroup CMSIS_core_register
bogdanm	85:024bf7f99721	1228	\defgroup CMSIS_core_base Core Definitions
bogdanm	85:024bf7f99721	1229	\brief Definitions for base addresses, unions, and structures.
bogdanm	85:024bf7f99721	1230	@{
bogdanm	85:024bf7f99721	1231	*/
bogdanm	85:024bf7f99721	1232
bogdanm	85:024bf7f99721	1233	/* Memory mapping of Cortex-M3 Hardware */
bogdanm	85:024bf7f99721	1234	#define SCS_BASE (0xE000E000UL) /!< System Control Space Base Address /
bogdanm	85:024bf7f99721	1235	#define ITM_BASE (0xE0000000UL) /!< ITM Base Address /
bogdanm	85:024bf7f99721	1236	#define DWT_BASE (0xE0001000UL) /!< DWT Base Address /
bogdanm	85:024bf7f99721	1237	#define TPI_BASE (0xE0040000UL) /!< TPI Base Address /
bogdanm	85:024bf7f99721	1238	#define CoreDebug_BASE (0xE000EDF0UL) /!< Core Debug Base Address /
bogdanm	85:024bf7f99721	1239	#define SysTick_BASE (SCS_BASE + 0x0010UL) /!< SysTick Base Address /
bogdanm	85:024bf7f99721	1240	#define NVIC_BASE (SCS_BASE + 0x0100UL) /!< NVIC Base Address /
bogdanm	85:024bf7f99721	1241	#define SCB_BASE (SCS_BASE + 0x0D00UL) /!< System Control Block Base Address /
bogdanm	85:024bf7f99721	1242
bogdanm	85:024bf7f99721	1243	#define SCnSCB ((SCnSCB_Type ) SCS_BASE ) /!< System control Register not in SCB */
bogdanm	85:024bf7f99721	1244	#define SCB ((SCB_Type ) SCB_BASE ) /!< SCB configuration struct */
bogdanm	85:024bf7f99721	1245	#define SysTick ((SysTick_Type ) SysTick_BASE ) /!< SysTick configuration struct */
bogdanm	85:024bf7f99721	1246	#define NVIC ((NVIC_Type ) NVIC_BASE ) /!< NVIC configuration struct */
bogdanm	85:024bf7f99721	1247	#define ITM ((ITM_Type ) ITM_BASE ) /!< ITM configuration struct */
bogdanm	85:024bf7f99721	1248	#define DWT ((DWT_Type ) DWT_BASE ) /!< DWT configuration struct */
bogdanm	85:024bf7f99721	1249	#define TPI ((TPI_Type ) TPI_BASE ) /!< TPI configuration struct */
bogdanm	85:024bf7f99721	1250	#define CoreDebug ((CoreDebug_Type ) CoreDebug_BASE) /!< Core Debug configuration struct */
bogdanm	85:024bf7f99721	1251
bogdanm	85:024bf7f99721	1252	#if (__MPU_PRESENT == 1)
bogdanm	85:024bf7f99721	1253	#define MPU_BASE (SCS_BASE + 0x0D90UL) /!< Memory Protection Unit /
bogdanm	85:024bf7f99721	1254	#define MPU ((MPU_Type ) MPU_BASE ) /!< Memory Protection Unit */
bogdanm	85:024bf7f99721	1255	#endif
bogdanm	85:024bf7f99721	1256
bogdanm	85:024bf7f99721	1257	/@} /
bogdanm	85:024bf7f99721	1258
bogdanm	85:024bf7f99721	1259
bogdanm	85:024bf7f99721	1260
bogdanm	85:024bf7f99721	1261	/*******************************************************************************
bogdanm	85:024bf7f99721	1262	* Hardware Abstraction Layer
bogdanm	85:024bf7f99721	1263	Core Function Interface contains:
bogdanm	85:024bf7f99721	1264	- Core NVIC Functions
bogdanm	85:024bf7f99721	1265	- Core SysTick Functions
bogdanm	85:024bf7f99721	1266	- Core Debug Functions
bogdanm	85:024bf7f99721	1267	- Core Register Access Functions
bogdanm	85:024bf7f99721	1268	******************************************************************************/
bogdanm	85:024bf7f99721	1269	/** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
bogdanm	85:024bf7f99721	1270	*/
bogdanm	85:024bf7f99721	1271
bogdanm	85:024bf7f99721	1272
bogdanm	85:024bf7f99721	1273
bogdanm	85:024bf7f99721	1274	/* ########################## NVIC functions #################################### */
bogdanm	85:024bf7f99721	1275	/** \ingroup CMSIS_Core_FunctionInterface
bogdanm	85:024bf7f99721	1276	\defgroup CMSIS_Core_NVICFunctions NVIC Functions
bogdanm	85:024bf7f99721	1277	\brief Functions that manage interrupts and exceptions via the NVIC.
bogdanm	85:024bf7f99721	1278	@{
bogdanm	85:024bf7f99721	1279	*/
bogdanm	85:024bf7f99721	1280
bogdanm	85:024bf7f99721	1281	/** \brief Set Priority Grouping
bogdanm	85:024bf7f99721	1282
bogdanm	85:024bf7f99721	1283	The function sets the priority grouping field using the required unlock sequence.
bogdanm	85:024bf7f99721	1284	The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
bogdanm	85:024bf7f99721	1285	Only values from 0..7 are used.
bogdanm	85:024bf7f99721	1286	In case of a conflict between priority grouping and available
bogdanm	85:024bf7f99721	1287	priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
bogdanm	85:024bf7f99721	1288
bogdanm	85:024bf7f99721	1289	\param [in] PriorityGroup Priority grouping field.
bogdanm	85:024bf7f99721	1290	*/
bogdanm	85:024bf7f99721	1291	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
bogdanm	85:024bf7f99721	1292	{
bogdanm	85:024bf7f99721	1293	uint32_t reg_value;
bogdanm	85:024bf7f99721	1294	uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07); /* only values 0..7 are used */
bogdanm	85:024bf7f99721	1295
bogdanm	85:024bf7f99721	1296	reg_value = SCB->AIRCR; /* read old register configuration */
bogdanm	85:024bf7f99721	1297	reg_value &= ~(SCB_AIRCR_VECTKEY_Msk \| SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
bogdanm	85:024bf7f99721	1298	reg_value = (reg_value \|
bogdanm	85:024bf7f99721	1299	((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
bogdanm	85:024bf7f99721	1300	(PriorityGroupTmp << 8)); /* Insert write key and priorty group */
bogdanm	85:024bf7f99721	1301	SCB->AIRCR = reg_value;
bogdanm	85:024bf7f99721	1302	}
bogdanm	85:024bf7f99721	1303
bogdanm	85:024bf7f99721	1304
bogdanm	85:024bf7f99721	1305	/** \brief Get Priority Grouping
bogdanm	85:024bf7f99721	1306
bogdanm	85:024bf7f99721	1307	The function reads the priority grouping field from the NVIC Interrupt Controller.
bogdanm	85:024bf7f99721	1308
bogdanm	85:024bf7f99721	1309	\return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
bogdanm	85:024bf7f99721	1310	*/
bogdanm	85:024bf7f99721	1311	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
bogdanm	85:024bf7f99721	1312	{
bogdanm	85:024bf7f99721	1313	return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
bogdanm	85:024bf7f99721	1314	}
bogdanm	85:024bf7f99721	1315
bogdanm	85:024bf7f99721	1316
bogdanm	85:024bf7f99721	1317	/** \brief Enable External Interrupt
bogdanm	85:024bf7f99721	1318
bogdanm	85:024bf7f99721	1319	The function enables a device-specific interrupt in the NVIC interrupt controller.
bogdanm	85:024bf7f99721	1320
bogdanm	85:024bf7f99721	1321	\param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm	85:024bf7f99721	1322	*/
bogdanm	85:024bf7f99721	1323	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1324	{
bogdanm	85:024bf7f99721	1325	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
bogdanm	85:024bf7f99721	1326	}
bogdanm	85:024bf7f99721	1327
bogdanm	85:024bf7f99721	1328
bogdanm	85:024bf7f99721	1329	/** \brief Disable External Interrupt
bogdanm	85:024bf7f99721	1330
bogdanm	85:024bf7f99721	1331	The function disables a device-specific interrupt in the NVIC interrupt controller.
bogdanm	85:024bf7f99721	1332
bogdanm	85:024bf7f99721	1333	\param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm	85:024bf7f99721	1334	*/
bogdanm	85:024bf7f99721	1335	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1336	{
bogdanm	85:024bf7f99721	1337	NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
bogdanm	85:024bf7f99721	1338	}
bogdanm	85:024bf7f99721	1339
bogdanm	85:024bf7f99721	1340
bogdanm	85:024bf7f99721	1341	/** \brief Get Pending Interrupt
bogdanm	85:024bf7f99721	1342
bogdanm	85:024bf7f99721	1343	The function reads the pending register in the NVIC and returns the pending bit
bogdanm	85:024bf7f99721	1344	for the specified interrupt.
bogdanm	85:024bf7f99721	1345
bogdanm	85:024bf7f99721	1346	\param [in] IRQn Interrupt number.
bogdanm	85:024bf7f99721	1347
bogdanm	85:024bf7f99721	1348	\return 0 Interrupt status is not pending.
bogdanm	85:024bf7f99721	1349	\return 1 Interrupt status is pending.
bogdanm	85:024bf7f99721	1350	*/
bogdanm	85:024bf7f99721	1351	__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1352	{
bogdanm	85:024bf7f99721	1353	return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
bogdanm	85:024bf7f99721	1354	}
bogdanm	85:024bf7f99721	1355
bogdanm	85:024bf7f99721	1356
bogdanm	85:024bf7f99721	1357	/** \brief Set Pending Interrupt
bogdanm	85:024bf7f99721	1358
bogdanm	85:024bf7f99721	1359	The function sets the pending bit of an external interrupt.
bogdanm	85:024bf7f99721	1360
bogdanm	85:024bf7f99721	1361	\param [in] IRQn Interrupt number. Value cannot be negative.
bogdanm	85:024bf7f99721	1362	*/
bogdanm	85:024bf7f99721	1363	__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1364	{
bogdanm	85:024bf7f99721	1365	NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
bogdanm	85:024bf7f99721	1366	}
bogdanm	85:024bf7f99721	1367
bogdanm	85:024bf7f99721	1368
bogdanm	85:024bf7f99721	1369	/** \brief Clear Pending Interrupt
bogdanm	85:024bf7f99721	1370
bogdanm	85:024bf7f99721	1371	The function clears the pending bit of an external interrupt.
bogdanm	85:024bf7f99721	1372
bogdanm	85:024bf7f99721	1373	\param [in] IRQn External interrupt number. Value cannot be negative.
bogdanm	85:024bf7f99721	1374	*/
bogdanm	85:024bf7f99721	1375	__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1376	{
bogdanm	85:024bf7f99721	1377	NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
bogdanm	85:024bf7f99721	1378	}
bogdanm	85:024bf7f99721	1379
bogdanm	85:024bf7f99721	1380
bogdanm	85:024bf7f99721	1381	/** \brief Get Active Interrupt
bogdanm	85:024bf7f99721	1382
bogdanm	85:024bf7f99721	1383	The function reads the active register in NVIC and returns the active bit.
bogdanm	85:024bf7f99721	1384
bogdanm	85:024bf7f99721	1385	\param [in] IRQn Interrupt number.
bogdanm	85:024bf7f99721	1386
bogdanm	85:024bf7f99721	1387	\return 0 Interrupt status is not active.
bogdanm	85:024bf7f99721	1388	\return 1 Interrupt status is active.
bogdanm	85:024bf7f99721	1389	*/
bogdanm	85:024bf7f99721	1390	__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1391	{
bogdanm	85:024bf7f99721	1392	return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
bogdanm	85:024bf7f99721	1393	}
bogdanm	85:024bf7f99721	1394
bogdanm	85:024bf7f99721	1395
bogdanm	85:024bf7f99721	1396	/** \brief Set Interrupt Priority
bogdanm	85:024bf7f99721	1397
bogdanm	85:024bf7f99721	1398	The function sets the priority of an interrupt.
bogdanm	85:024bf7f99721	1399
bogdanm	85:024bf7f99721	1400	\note The priority cannot be set for every core interrupt.
bogdanm	85:024bf7f99721	1401
bogdanm	85:024bf7f99721	1402	\param [in] IRQn Interrupt number.
bogdanm	85:024bf7f99721	1403	\param [in] priority Priority to set.
bogdanm	85:024bf7f99721	1404	*/
bogdanm	85:024bf7f99721	1405	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
bogdanm	85:024bf7f99721	1406	{
bogdanm	85:024bf7f99721	1407	if(IRQn < 0) {
bogdanm	85:024bf7f99721	1408	SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M System Interrupts */
bogdanm	85:024bf7f99721	1409	else {
bogdanm	85:024bf7f99721	1410	NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
bogdanm	85:024bf7f99721	1411	}
bogdanm	85:024bf7f99721	1412
bogdanm	85:024bf7f99721	1413
bogdanm	85:024bf7f99721	1414	/** \brief Get Interrupt Priority
bogdanm	85:024bf7f99721	1415
bogdanm	85:024bf7f99721	1416	The function reads the priority of an interrupt. The interrupt
bogdanm	85:024bf7f99721	1417	number can be positive to specify an external (device specific)
bogdanm	85:024bf7f99721	1418	interrupt, or negative to specify an internal (core) interrupt.
bogdanm	85:024bf7f99721	1419
bogdanm	85:024bf7f99721	1420
bogdanm	85:024bf7f99721	1421	\param [in] IRQn Interrupt number.
bogdanm	85:024bf7f99721	1422	\return Interrupt Priority. Value is aligned automatically to the implemented
bogdanm	85:024bf7f99721	1423	priority bits of the microcontroller.
bogdanm	85:024bf7f99721	1424	*/
bogdanm	85:024bf7f99721	1425	__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
bogdanm	85:024bf7f99721	1426	{
bogdanm	85:024bf7f99721	1427
bogdanm	85:024bf7f99721	1428	if(IRQn < 0) {
bogdanm	85:024bf7f99721	1429	return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M system interrupts */
bogdanm	85:024bf7f99721	1430	else {
bogdanm	85:024bf7f99721	1431	return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
bogdanm	85:024bf7f99721	1432	}
bogdanm	85:024bf7f99721	1433
bogdanm	85:024bf7f99721	1434
bogdanm	85:024bf7f99721	1435	/** \brief Encode Priority
bogdanm	85:024bf7f99721	1436
bogdanm	85:024bf7f99721	1437	The function encodes the priority for an interrupt with the given priority group,
bogdanm	85:024bf7f99721	1438	preemptive priority value, and subpriority value.
bogdanm	85:024bf7f99721	1439	In case of a conflict between priority grouping and available
bogdanm	85:024bf7f99721	1440	priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
bogdanm	85:024bf7f99721	1441
bogdanm	85:024bf7f99721	1442	\param [in] PriorityGroup Used priority group.
bogdanm	85:024bf7f99721	1443	\param [in] PreemptPriority Preemptive priority value (starting from 0).
bogdanm	85:024bf7f99721	1444	\param [in] SubPriority Subpriority value (starting from 0).
bogdanm	85:024bf7f99721	1445	\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
bogdanm	85:024bf7f99721	1446	*/
bogdanm	85:024bf7f99721	1447	__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
bogdanm	85:024bf7f99721	1448	{
bogdanm	85:024bf7f99721	1449	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
bogdanm	85:024bf7f99721	1450	uint32_t PreemptPriorityBits;
bogdanm	85:024bf7f99721	1451	uint32_t SubPriorityBits;
bogdanm	85:024bf7f99721	1452
bogdanm	85:024bf7f99721	1453	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
bogdanm	85:024bf7f99721	1454	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
bogdanm	85:024bf7f99721	1455
bogdanm	85:024bf7f99721	1456	return (
bogdanm	85:024bf7f99721	1457	((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) \|
bogdanm	85:024bf7f99721	1458	((SubPriority & ((1 << (SubPriorityBits )) - 1)))
bogdanm	85:024bf7f99721	1459	);
bogdanm	85:024bf7f99721	1460	}
bogdanm	85:024bf7f99721	1461
bogdanm	85:024bf7f99721	1462
bogdanm	85:024bf7f99721	1463	/** \brief Decode Priority
bogdanm	85:024bf7f99721	1464
bogdanm	85:024bf7f99721	1465	The function decodes an interrupt priority value with a given priority group to
bogdanm	85:024bf7f99721	1466	preemptive priority value and subpriority value.
bogdanm	85:024bf7f99721	1467	In case of a conflict between priority grouping and available
bogdanm	85:024bf7f99721	1468	priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
bogdanm	85:024bf7f99721	1469
bogdanm	85:024bf7f99721	1470	\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
bogdanm	85:024bf7f99721	1471	\param [in] PriorityGroup Used priority group.
bogdanm	85:024bf7f99721	1472	\param [out] pPreemptPriority Preemptive priority value (starting from 0).
bogdanm	85:024bf7f99721	1473	\param [out] pSubPriority Subpriority value (starting from 0).
bogdanm	85:024bf7f99721	1474	*/
bogdanm	85:024bf7f99721	1475	__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
bogdanm	85:024bf7f99721	1476	{
bogdanm	85:024bf7f99721	1477	uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
bogdanm	85:024bf7f99721	1478	uint32_t PreemptPriorityBits;
bogdanm	85:024bf7f99721	1479	uint32_t SubPriorityBits;
bogdanm	85:024bf7f99721	1480
bogdanm	85:024bf7f99721	1481	PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
bogdanm	85:024bf7f99721	1482	SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
bogdanm	85:024bf7f99721	1483
bogdanm	85:024bf7f99721	1484	*pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
bogdanm	85:024bf7f99721	1485	*pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
bogdanm	85:024bf7f99721	1486	}
bogdanm	85:024bf7f99721	1487
bogdanm	85:024bf7f99721	1488
bogdanm	85:024bf7f99721	1489	/** \brief System Reset
bogdanm	85:024bf7f99721	1490
bogdanm	85:024bf7f99721	1491	The function initiates a system reset request to reset the MCU.
bogdanm	85:024bf7f99721	1492	*/
bogdanm	85:024bf7f99721	1493	__STATIC_INLINE void NVIC_SystemReset(void)
bogdanm	85:024bf7f99721	1494	{
bogdanm	85:024bf7f99721	1495	__DSB(); /* Ensure all outstanding memory accesses included
bogdanm	85:024bf7f99721	1496	buffered write are completed before reset */
bogdanm	85:024bf7f99721	1497	SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) \|
bogdanm	85:024bf7f99721	1498	(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) \|
bogdanm	85:024bf7f99721	1499	SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
bogdanm	85:024bf7f99721	1500	__DSB(); /* Ensure completion of memory access */
bogdanm	85:024bf7f99721	1501	while(1); /* wait until reset */
bogdanm	85:024bf7f99721	1502	}
bogdanm	85:024bf7f99721	1503
bogdanm	85:024bf7f99721	1504	/@} end of CMSIS_Core_NVICFunctions /
bogdanm	85:024bf7f99721	1505
bogdanm	85:024bf7f99721	1506
bogdanm	85:024bf7f99721	1507
bogdanm	85:024bf7f99721	1508	/* ################################## SysTick function ############################################ */
bogdanm	85:024bf7f99721	1509	/** \ingroup CMSIS_Core_FunctionInterface
bogdanm	85:024bf7f99721	1510	\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
bogdanm	85:024bf7f99721	1511	\brief Functions that configure the System.
bogdanm	85:024bf7f99721	1512	@{
bogdanm	85:024bf7f99721	1513	*/
bogdanm	85:024bf7f99721	1514
bogdanm	85:024bf7f99721	1515	#if (__Vendor_SysTickConfig == 0)
bogdanm	85:024bf7f99721	1516
bogdanm	85:024bf7f99721	1517	/** \brief System Tick Configuration
bogdanm	85:024bf7f99721	1518
bogdanm	85:024bf7f99721	1519	The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
bogdanm	85:024bf7f99721	1520	Counter is in free running mode to generate periodic interrupts.
bogdanm	85:024bf7f99721	1521
bogdanm	85:024bf7f99721	1522	\param [in] ticks Number of ticks between two interrupts.
bogdanm	85:024bf7f99721	1523
bogdanm	85:024bf7f99721	1524	\return 0 Function succeeded.
bogdanm	85:024bf7f99721	1525	\return 1 Function failed.
bogdanm	85:024bf7f99721	1526
bogdanm	85:024bf7f99721	1527	\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
bogdanm	85:024bf7f99721	1528	function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
bogdanm	85:024bf7f99721	1529	must contain a vendor-specific implementation of this function.
bogdanm	85:024bf7f99721	1530
bogdanm	85:024bf7f99721	1531	*/
bogdanm	85:024bf7f99721	1532	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
bogdanm	85:024bf7f99721	1533	{
bogdanm	85:024bf7f99721	1534	if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
bogdanm	85:024bf7f99721	1535
bogdanm	85:024bf7f99721	1536	SysTick->LOAD = ticks - 1; /* set reload register */
bogdanm	85:024bf7f99721	1537	NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
bogdanm	85:024bf7f99721	1538	SysTick->VAL = 0; /* Load the SysTick Counter Value */
bogdanm	85:024bf7f99721	1539	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk \|
bogdanm	85:024bf7f99721	1540	SysTick_CTRL_TICKINT_Msk \|
bogdanm	85:024bf7f99721	1541	SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
bogdanm	85:024bf7f99721	1542	return (0); /* Function successful */
bogdanm	85:024bf7f99721	1543	}
bogdanm	85:024bf7f99721	1544
bogdanm	85:024bf7f99721	1545	#endif
bogdanm	85:024bf7f99721	1546
bogdanm	85:024bf7f99721	1547	/@} end of CMSIS_Core_SysTickFunctions /
bogdanm	85:024bf7f99721	1548
bogdanm	85:024bf7f99721	1549
bogdanm	85:024bf7f99721	1550
bogdanm	85:024bf7f99721	1551	/* ##################################### Debug In/Output function ########################################### */
bogdanm	85:024bf7f99721	1552	/** \ingroup CMSIS_Core_FunctionInterface
bogdanm	85:024bf7f99721	1553	\defgroup CMSIS_core_DebugFunctions ITM Functions
bogdanm	85:024bf7f99721	1554	\brief Functions that access the ITM debug interface.
bogdanm	85:024bf7f99721	1555	@{
bogdanm	85:024bf7f99721	1556	*/
bogdanm	85:024bf7f99721	1557
bogdanm	85:024bf7f99721	1558	extern volatile int32_t ITM_RxBuffer; /!< External variable to receive characters. /
bogdanm	85:024bf7f99721	1559	#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /!< Value identifying \ref ITM_RxBuffer is ready for next character. /
bogdanm	85:024bf7f99721	1560
bogdanm	85:024bf7f99721	1561
bogdanm	85:024bf7f99721	1562	/** \brief ITM Send Character
bogdanm	85:024bf7f99721	1563
bogdanm	85:024bf7f99721	1564	The function transmits a character via the ITM channel 0, and
bogdanm	85:024bf7f99721	1565	\li Just returns when no debugger is connected that has booked the output.
bogdanm	85:024bf7f99721	1566	\li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
bogdanm	85:024bf7f99721	1567
bogdanm	85:024bf7f99721	1568	\param [in] ch Character to transmit.
bogdanm	85:024bf7f99721	1569
bogdanm	85:024bf7f99721	1570	\returns Character to transmit.
bogdanm	85:024bf7f99721	1571	*/
bogdanm	85:024bf7f99721	1572	__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
bogdanm	85:024bf7f99721	1573	{
bogdanm	85:024bf7f99721	1574	if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
bogdanm	85:024bf7f99721	1575	(ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */
bogdanm	85:024bf7f99721	1576	{
bogdanm	85:024bf7f99721	1577	while (ITM->PORT[0].u32 == 0);
bogdanm	85:024bf7f99721	1578	ITM->PORT[0].u8 = (uint8_t) ch;
bogdanm	85:024bf7f99721	1579	}
bogdanm	85:024bf7f99721	1580	return (ch);
bogdanm	85:024bf7f99721	1581	}
bogdanm	85:024bf7f99721	1582
bogdanm	85:024bf7f99721	1583
bogdanm	85:024bf7f99721	1584	/** \brief ITM Receive Character
bogdanm	85:024bf7f99721	1585
bogdanm	85:024bf7f99721	1586	The function inputs a character via the external variable \ref ITM_RxBuffer.
bogdanm	85:024bf7f99721	1587
bogdanm	85:024bf7f99721	1588	\return Received character.
bogdanm	85:024bf7f99721	1589	\return -1 No character pending.
bogdanm	85:024bf7f99721	1590	*/
bogdanm	85:024bf7f99721	1591	__STATIC_INLINE int32_t ITM_ReceiveChar (void) {
bogdanm	85:024bf7f99721	1592	int32_t ch = -1; /* no character available */
bogdanm	85:024bf7f99721	1593
bogdanm	85:024bf7f99721	1594	if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
bogdanm	85:024bf7f99721	1595	ch = ITM_RxBuffer;
bogdanm	85:024bf7f99721	1596	ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
bogdanm	85:024bf7f99721	1597	}
bogdanm	85:024bf7f99721	1598
bogdanm	85:024bf7f99721	1599	return (ch);
bogdanm	85:024bf7f99721	1600	}
bogdanm	85:024bf7f99721	1601
bogdanm	85:024bf7f99721	1602
bogdanm	85:024bf7f99721	1603	/** \brief ITM Check Character
bogdanm	85:024bf7f99721	1604
bogdanm	85:024bf7f99721	1605	The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
bogdanm	85:024bf7f99721	1606
bogdanm	85:024bf7f99721	1607	\return 0 No character available.
bogdanm	85:024bf7f99721	1608	\return 1 Character available.
bogdanm	85:024bf7f99721	1609	*/
bogdanm	85:024bf7f99721	1610	__STATIC_INLINE int32_t ITM_CheckChar (void) {
bogdanm	85:024bf7f99721	1611
bogdanm	85:024bf7f99721	1612	if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
bogdanm	85:024bf7f99721	1613	return (0); /* no character available */
bogdanm	85:024bf7f99721	1614	} else {
bogdanm	85:024bf7f99721	1615	return (1); /* character available */
bogdanm	85:024bf7f99721	1616	}
bogdanm	85:024bf7f99721	1617	}
bogdanm	85:024bf7f99721	1618
bogdanm	85:024bf7f99721	1619	/@} end of CMSIS_core_DebugFunctions /
bogdanm	85:024bf7f99721	1620
bogdanm	85:024bf7f99721	1621	#endif /* __CORE_CM3_H_DEPENDANT */
bogdanm	85:024bf7f99721	1622
bogdanm	85:024bf7f99721	1623	#endif /* __CMSIS_GENERIC */
bogdanm	85:024bf7f99721	1624
bogdanm	85:024bf7f99721	1625	#ifdef __cplusplus
bogdanm	85:024bf7f99721	1626	}
bogdanm	85:024bf7f99721	1627	#endif