L4 HAL Drivers

Embed: (wiki syntax)

« Back to documentation index

FMC_NORSRAM_TimingTypeDef Struct Reference

FMC_NORSRAM_TimingTypeDef Struct Reference
[FMC Low Layer Exported Typedef]

FMC_NORSRAM Timing parameters structure definition. More...

#include <stm32l4xx_ll_fmc.h>

Data Fields

uint32_t AddressSetupTime
uint32_t AddressHoldTime
uint32_t DataSetupTime
uint32_t BusTurnAroundDuration
uint32_t CLKDivision
uint32_t DataLatency
uint32_t AccessMode

Detailed Description

FMC_NORSRAM Timing parameters structure definition.

Definition at line 344 of file stm32l4xx_ll_fmc.h.


Field Documentation

uint32_t AccessMode

Specifies the asynchronous access mode. This parameter can be a value of FMC Access Mode

Definition at line 380 of file stm32l4xx_ll_fmc.h.

uint32_t AddressHoldTime

Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between Min_Data = 1 and Max_Data = 15.

Note:
This parameter is not used with synchronous NOR Flash memories.

Definition at line 351 of file stm32l4xx_ll_fmc.h.

uint32_t AddressSetupTime

Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between Min_Data = 0 and Max_Data = 15.

Note:
This parameter is not used with synchronous NOR Flash memories.

Definition at line 346 of file stm32l4xx_ll_fmc.h.

Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between Min_Data = 0 and Max_Data = 15.

Note:
This parameter is only used for multiplexed NOR Flash memories.

Definition at line 362 of file stm32l4xx_ll_fmc.h.

uint32_t CLKDivision

Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between Min_Data = 2 and Max_Data = 16.

Note:
This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses.

Definition at line 367 of file stm32l4xx_ll_fmc.h.

uint32_t DataLatency

Defines the number of memory clock cycles to issue to the memory before getting the first data. The parameter value depends on the memory type as shown below:

  • It must be set to 0 in case of a CRAM
  • It is don't care in asynchronous NOR, SRAM or ROM accesses
  • It may assume a value between Min_Data = 2 and Max_Data = 17 in NOR Flash memories with synchronous burst mode enable

Definition at line 372 of file stm32l4xx_ll_fmc.h.

uint32_t DataSetupTime

Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between Min_Data = 1 and Max_Data = 255.

Note:
This parameter is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories.

Definition at line 356 of file stm32l4xx_ll_fmc.h.